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FOREWORD
This final report was prepared by Bell-Northern Research, Ottawa,
Ontario, Canada, for NASA's Langley Research Center under NASA Contract No.
NASI-13507. It describes work performed from August 20, 1974 to February 6,
1976, in the LSI Device Applications Group of the Silicon Technology Laboratory.
The project supervisor is Mr. C. R. Robinson. Dr. K. H. Siemens and Mr. R. W.
f
Wallace-participated in the development of the memory system and the custom
memory Ixerci.ser. Dr. S. D. Rosenbaum, Mr. D. E. Brown and Mr. J. T. Caves also
participated in the initial design phase or assisted in the debugging of the
memory system. The NASA Project Monitor is Mr. A. Fripp.
Development of the 8K CCD memory devices which were used in the memory
system was begun prior to the start of this contract. Some characterization of
these devices was carried out in a parallel research program, funded by BNR,
during the course of the contract. While 87/ of the effort described in this
report has been funded by NASA Langley Research Center, the remainia • 13% was
supported by Bell-Northern. Research.
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ABSTRACT.
A prototype system has been implemented to demonstrate that COD's 3
can be applied advantageously to the .problem of low power digital storage-
and particularly to the problem of interfacing widely varying data rates.. a
8K-bit COD shaft register memories were used to construct a feasibility
model. 128K-bit buffer memory system.	 Serial data that can have rates
between 150 KHz and 4.0 MHz can be stored in 4K bit, randomly-ac:eessible r
memory blocks.	 Peak power dissipation during a data transfer zs'less than
.7.W., while idle power.ls approximately 5.4 W. 	 The system features..
automatic data input synchronization with the recirculating COD memory
block start address.	 This report provides descriptions both of the
buffer memory system aril a custom..tester that was used to exercise the
memory..	 The testing procedures and te;ting results are discussed_.
Suggestions are provided for further . development with . regards to the.
utilization of advanced versions of COD memory devices to both simplified
and expanded memory system applications.
i
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EA 125 K-B1T CCD BUFFER MEMORY SYSTEM.
By K. H. Siemens, R. W. Wallace, and C. Re Robinson 	 j
{	 Bell.-Northern Research
SUMMARY
'	 A prototype system has been implemented to demonstrate tb3t CCD' .s. can be
applied advantageously to the problem of low power digital storage and parti-
cularly to the problem of interfacing widely varying data gates. Mass or "bulk"
ia:ta storage is presently generally configured In. serial. :form. . and usually
.`rises magnetic media, namely disc or tape. Each of these placee limitations
ir, terms of access speed, data .bandwidth capability, and power, . these systems
-being electromechanical in operation. Magnetic bubble memory overcomes the
	 ^-
latter objection but still presents bandwidth and access speed limitations.
Therefore, any considerations of CCD' s. as a ,memory me .di.um must take into
account the total, system ob ectives. It ," is feasible to consider a bulk. memory
consisting ither totally of CCD memory or alterna.tel { consisting of a cam-
	 '' hg	 ^.	 Y	 y	 g
bi.nation of two media, such as CCD and magnetic bubble, or CCD and RAM, to
x
i	 combine speed with low power as in the system, herein described. The present
^rstudy and prototype.system is centered around relatively long term storage of
sequentially arriving data, in fact a data recorder.
CAD .memries each containing 32 shift.registers with a length of 256
7
bits have been arranged to form 32 independently accessible memory blocks.
Each memory block has,the capacity to-store 4096.serial..input data bits on
a first--in, first--out basis. The system„ is capable of handling both input
and output data rates from less than 150 Miz to greater than 4 MHz.. Any 	 ry
leingth .of data input stream, from 1, bit ta, the full. memory 'capacity of 12$
K bits, can be stored.during a;transfer_operation. Peak power dissipation
during s data transfer at the maximum data. rate. is less than:. 7W. Idle.. power.
is approximately 5.4 W. The memory system was thoroughly exercised with a
custom memory tester to determine the operating characteristics.
.i
ix
A considerable amount of logic has been included in this prototype unit
to facilitate manual control. With further system optimization and computer
control, it is expected that the idle power could be reduced to less than 2
watts, with a corresponding decrease in peak power dissipation. The system
capacity could be expanded with relative ease either by increasing the
number of memory blocks in a modular fashion or by providing for parallel data
storage. The power dissipation does not increase proportionally to memory 	 +
capacity since a major: portion of the power is consumed in the peripheral
logic which does not expand significantly with increased memory capacity.
A discussion of alternative system architectures built around more advanced
device: configurations concludes this report.
t
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Y. INTRODUCTION
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The 128 K-bit CCD buffer memory system. that is described in this
	
t ;^
report was developed. at Bell-Northern Research to demonstrate the feasibility 	 n
of using charge coupled digital memory devices in a system configuration
F
suitable for buffering or storing data - occupying a wide bandwidth. After
an engineering . design study was performed, a buffer memory system incorporating.
the Bell-Northern Research 8 K-bit CCD was fabricated as a feasibility model.
The system is organized as 32 independently -accessible blocks, each having
a capacity of 4096 (4K) nits. It has been demonstrated that the memory
E
system can accent, store, and read out serial data streams of any length up' to 	 f
full memory r,.apaeity and with transfer rates from 150 KHz to 4.0-MHz.
Although the memory is indeed a low power system, it still contains
considerable circuitry that is included primarily to facilitate Manual _ control.
Thus the system has not yet.been fully optimized for.low power operation since
much of the circuitry could either be removed if computer control was available
or replaced by CMOS logic in single gate or custom ZSI form. However, peak
	 9,
system power at the maximum transfer rate is less than 7 watts, whereas idle
poser is close to 5.4 watts because of the particular circuit implementation
used.
The report discusses the controls, I/O signals, and the operational
capabilities of the demonstration system. System specifications are provided.
A detailed description of the memory system is followed by a description of
-. f
the tester that was built to exercise the buffer memory. An outline of the
tests that were performed and their results is given. System limitations
and areas for improvement and further development . of CCD systems are.discussed.
1.
II. SYSTEM CHARACTERISTICS
2.0 Introduction
This section is intended to provide a general understanding of
the memory system and its operation. System specifications are given.
Features of the internal memory structure, panel controls and indicators,
and systet:.apperation from an external point of view are provided.
2.1 System Specifications
The memory system meets the following specifications:
a) Power supplies --
Vcc = 5 VDC t 5% @ 2 amps.
VDD = 10 VDC i- 2% @ 1 amp.
VBB = --3 VDC t 5% @ 50 mamps.
The current limits are those recommended for the power supplies.
They do not refer to actual memor ;<- ,'system current drain. VDD
and VBB are nominal operating. points recommended for low power
operation. Further explanation of the operating range is made
later.
b) Power Consumption
Read/Write operation < 7.wratts
Idle operation < 5.5 watts
c) Memory Capacity --
Capacity = 128 K bits (K = 1024)
Memory block size 4 K bits
No. of blocks = 32 (individually accessible)
d) Clock Input —
TTL compatible clock with frequency 150 KHz to 4.0 MHz.
Minimum clock pulse width = 35 nsec.
2.
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e) Data Input -
TTL compatible, non-return-to--zero (NRZ) data synchronized with
rising edge of clock input. Presence of valid data input is
determined by a LOW-true signal (Data Input Available) that is
synchronized with the data. One channel for serial data input
is provided.
f) Data Output --
TTL compatible, NRZ data output is synchronized with the rising
edge of the input clock. Valid data output is presented serially
on one channel in synchronism with a LOW-true Data Output Available
signal. Data is read-out on a first in-first out basis fc.r each
block.
S) Access Frequency -
Both WRITE and READ frequencies are determined by the input clock
rate, 150 KHz to 4.0 MHz.
h) Idle Frequency -
Idle frequency is maintained at less than 20 KHz provided the
input clock is maintained at frequencies between 150 KHz and 4.0 MHz.
i) Operating Temperature
The system may be operated at normal room temperatures without
special environmental controls.
2.2 Memory Structure
The memory system has the capacity to store 128K data bits in 32
separate memory blocks of 4 K bits each. 8K CCD's developed at Bell-
Northern Research are used as the storage medium. Complete specifications
of CC8M03 CCD decoded memory chip are given in Appendix A. Appendix B
contains a paper which provides further detail on the chip design and
device characteristics. These devices contain 32 dynamic, recirculating
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shift registers o-` tracks, each of length 256. Since 4-way multiplexing
of the serial input data streams was required to achieve high data transfer
rates, the CCD's 'are arranged in 4 banks of 4 devices 'each. Hence, each
bank of CCD's can store 8 memory blocks.
During a data transfer, all 4 CCD's in the accessed batik are
clocked at the access rate (i.e., ^4 data rake), while the rest of the
memory devices in the system operate at ;4 the access rate in order
to maintain address synchronization at the end of each memory block
transfer. Details of addressing and data location synchronization are
i	 provided in a later section. Random access to,any memory block or ordered
set cf blocks is permitted.
2.3 Panel.Controls and Indicator s
Before the memory system operating modes are discussed, an outline
of front anO'.back panel controls, I/O signals, and indicators is given.
Reference may be made. to Figure 2--1 which shows a photograph of the memory
system front panel. It should be kept in mind that many of the controls
are provided only to facilitate manual control of this prototype system.
They are not required for a system under computer control.
a) Power supplies
Three power supplies are required, VCC' VDD, and BBB , with nominal
voltages as given in the system specifications. In order to study
system operating ranges and power consumption, the V DD and VBB
supplies may-$e varied safely within the following limits:
+sV < V _< 14 VDC	 DD	 DC
-7VDC < VBB < -1 VDC
Power supply connections can be-made  either on the back panel or
on the left side of the cabinet. A poorer supply switch and 3
LED indicators to monitor each supply are provided on the
front panel.
sr.
b) Res et -
A pushbutton reset control is provided to initialize logic in
the memory system. This button should always be pressed after
power turn-on and the input clock is running.
c.) Block selectors and block Bags
32 sets of switches and LED indicators are provided to control
access to the memory blocks. The switches and LED's are arranged
to correspond to the 8 memory blocks in each of the 4 banks of
CCD's. The switches are used to select a memory block for a
data -transfer and the LED's indicate the status of the block-
in-use flags; where ON indicates block-in-use, and OFF indicates
a block available for storage.
d) Manual/Auto Select -
This toggle switch is used to enable the block selector switches
when in manual :anode. Only those blocks selected by the block
selector switches will be written into or read. In auto mode
the block selector switches a e over-ridden and all empty blocks
are available to accept input data in WRITE mode; all blocks
containing data are read in READ mode.
e) READ/WRITE Select -
The system is normally set up to accept input data at any time,
i.e., continuous WRITE mode. The READ/TaTRITE select pushbutton
is pressed to start a memory READ operation.
f) NDRO/DRO Select -
Two types of readout operations are permitted. Non-destructive
readout (NDRO) permits a memory block to be accessed without
disturbing either the data contained in the memory or the
status of its corresponding block--in-use flag. Destructive
6.
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readout (DRO) causes the block in-use flag to be reset after a
READ transfer request, thereby making the block available to
accept new data. Data within the CCD normally recirculates
on each track and is destroyed only by overwriting or stopping
the transfer clocks for a period greater than the maximum refresh
interval.
g) Clear Selected Blocks -
Pressing this button clears all block--in-use flags of those blocks
selected by the block selector switches.
h) System Busy Indicator -
An LED is on for the duration of a WRITE or READ transfer operation.
i) Memory Overflow Indicator -
An LED indicates the availability of blocks to accept new data.
The indicator will be on during idle or WRITE mode either when
all blocks are used in AUTO mode, or all selected blocks are
used in MANUAL mode. The LED will be off during a READ transfer.
D I/O Connectors -
Five standard BNC connectors are provided on the,front panel for
input/output signal connections. All I/O signals are TTL compatible.
An input clock is used to drive the memory system. The clock
must be available at all times within a frequency range of 150
KHz to 4.0 MHz. Input data should be NRZ and synchronized with
the input clock. Availability of valid data is to be indicated
by a LOW-true signal, also synchronized with the input clock.
Output data and a data output available signal are provided with
the same specifications.
k) BA Connector Socket -
This rear-panel socket is used to provide the block address signals
?;	 both of the next block to be accessed and the block currently
8.
being accessed. The signals may be used for testing, monitoring,
or control.
1) VAS Connector Socket -
Similar to the BA socket, various tuning signals (to be described
later) are made available.
m) TPA Connector
This edge connector, mounted on the rear panel, is used to
	
j i
facilitate access to a number of test points within the system.
Schematics for all front and back panel connectors, controls,
and indicators are shown on sheet 16 of Appendix C.
2.4 System Operation
The system operation involves 4 main phases,
(1) start-up procedure,
(2) WRITE operation,
(3) system idle,
artd (4) READ operation.
(1) Starr-up of the system involves Presetting the power supplies
VDD, VCC , and VBB . A single power-on switch acti7ates all the
supplies. A TTL-level clock with frequency in the range 150 KHz
to 4.0 MHz is to be provided. The reset switch must be pressed
to initialize the system logic.
(2) The memory system can accept for storage in a WRITE operation
any serial data stream that is synchronized with the input clock.
Valid data is recognized by the presence of a second, coincident,
LOW-true signal at the system "data input available' connector.
Since data is synchronized with the input clock, data rates from
150 KHz to 4.0 MHz can be accepted. Data burst lengths from 1
bit to the amount of available memory locations can be stored.
q . a
Before a WRITE operation begins, memory storage locations
-should be selected. In AUTO mode, all empty memory blocks are
available, with tfie first portion of the data stream - up to
4K data bits - being stored in the first available block. If
the data burst length exceeds 4K bits, memory Locations in the
next empty block are used. Thus, all empty blocks comprise an
ordered set of available memory locations. If less than a
block length of data is written, the remainder of the accessed
block is filled with non-valid data. The WRITE sequence ends
automatically at the end of a block transfer when no further input
data is available. Every data transfer thus encompasses an
integral number of memory blocks.
In MANUAL mode, only the ordered set of empty blocks within
the set of selected blocks can be used to store data. In either
.AU`T'O or MANUAL mode, blocks that already contain valid data are
skipped in thel 'selection process. There is no restriction on the
number of blocks that can be selected.
The WRITE sequence begins automatically whenever the "data
input available" signal is presented - provided the "system busy"
monitor is not asserted. In the latter case, if the system was
in READ mode, the WRITE sequence is delayed until the READ operation
is complete. Input data till that time will be lost. Once the
"data input available" signal is interrupted, it should not be
reasserted until the system busy signal is	 Storage of each
burst of input data begins in the first storage location of the
next available memory block.
10.
(3) During a data transfer, the CCD clocks to the accessed
bank operate at y the data rate. Retention of data recirculating
in the dynamic CCD shift registers in the idle mode is performed
by reducing the CCD clock rate to less than 20 KHz.
(4) Data is recovered from the memory by a READ operation,
which can be performed destructively or non-destructively. Data
in memory blocks that are read non.-destructively (NDRO) is maintained
and is available for further read-out. Memory blocks that are
read destructively (DRO) have their block flags cleared so that
access is permitted for a WRITE operation.
The READ sequence is initiated by selecting NDRO or DRO,
selecting A`0TO or MANUAL mode, `selecting an ordered set of blocks
to be read if in YMMAL mode, and then pressing the READ/WRITE
pushbutton. The memory system reads-out in order all selected
blocks whose flag have been set, thereby indicat-ing that they
contain data. If the READ mode is requested during a WRITE
operation, the READ sequence automatically follows the end
of the WRITE sequence. Data output is made available at the
front panel. BNC connector, is synchronized with the input clock,
and is coincident with a LOW-true data output available signal.
Data can be read at all specified clock frequencies, i.e, 150 KHz
to 4.0 MHz.
All of the operating procedures are controlled manually on the
feasibility model. The manual controls could be replaced by computer
commands, and generally with considerable reduction in circuit complexity
in the demonstration unit. A more detailed description of the system
circuitry is presented in the following chapter.
III. DETAILED SYSTEM DESCRIPTION
3.0 Introduction
An evaluation'af the feasibility of the memory system requires more
detailed knowledge than simply that of the operating procedures and
system specifications. A general description of the internal operation
of the memory is given in this chapter along with an analysis of each
block which comprises the system. Timing information is ±ncluded wherever
necessary for better unde-tstanding of system performance and operating
limitations. A discussion of the logic device families that were used
is related to theoretical and measured system power consumption.
3.1 System Description
In essence, the memory system takes a serial input data stream, routes
the data to the first available memory black, and stores the data in
successive memory locations. 32 blocks, each with a capacity of 4 K bits
are available for data storage. Then upon command, the data in any memory
block can be read on a first-in first-out basis and presented in serial
fashion to the memory system data output terminal.
Complications to this basic design arise from the dynamic natty e of
the storage medium, recirculating CCD shift registers. An $-bit counter,
external to the CCD's, provides a virtual address (VA) for each storage
location on the CCD shift registers, or tracks. The VA is incremented
with each CCD transfer clock cycle, which is maintained at an idle rate
for data refresh while the system is not being accessed. Data storage
must always begin at the start address of any memory block. This start
address is determined arbitrarily by the ZERO state of the virtual address
counter, i.e., VA = 0. Since input data may arrive at any time, it is
unlikely that the start of the incoming data stream will coincide with the
memory block start address. The random start time of input data relative
to VA = 0 necessitates the use of a pre-buffer that temporarily stores
incoming data until it can be written into the CCD's after the memory
block start address has been reached. The input pre-buffer is shown in
relation to the other blocks in. the system block diagram in Figure 3-1.
Further complications to the design of the pre-buffer and the CCD
array are caused by the need to handle data rates in excess of the
11
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capability of individual CCD's. Since the 8K CCD is specified to operate
'	 at rates up to 1 MHz, 4-way data multiplexing was used to achieve data
transfer gates up to 4 MHz. A serial-to-parallel data converter in the
pre-buffer is used to route input data along 4 parallel paths to the
CCD's. The CCD's are arranged in a 4 by 4 array to accommodate the
parallel data inputs. Each bank of 4 memory devices is used to store
F memory blocks. When the memory is being accessed, 4 bits of data -
;L for each device in a bank - are transferred simultaneously with every
CCD clocking cycle.
The block selector logic plays a key role in the data routing process.
In a WRITE operation,,- . , .only empty blocks may be accessed; in a READ mode,
only blocks containing data may be accessed. The selector examines the
status of the block-in-use flags and the set of selected blocks to deter--
mine the first memory block that can be accessed. The signal representing
the selected block is decoded as a 7-bit address which is latched into an
address register at the beginning of a block transfer. Vile the transfer
is taking place, the block selector searches for the next block to be
accessed.
After a readout request has been made, the memory waits until the
start address of the first memory block to be read is reached, and then
it transfers 4 data bits at a time to a parallel-to-serial converter.
In this way, the output-is presented as a first-in first-out serial data
stream.
Each of the portions of the memory system that have been mentioned
and the blocks representing the sequence controls, timing cha'i'n, and
CCD clock controls as shown in Figure 3-1 are described in greater
sdetail in the following sections.
r
3.2 Input Pre-Buffer
unctions. It performs a de-
input data stream into 4
an adaptable, variable-length
stream with the recirculating
diagrams of the pre buffer ?are
The input pre-buffer performs 2 basic fl
multiplexing operation to convert the serial
parallel paths. The pre buffer also acts is
shift register to synchronize the input data
CCD memory storage locations. The schematic
shown on sheets 1 and 2 of Appendix C.
i	 -
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The input demultiplexing circuit consists simply of a serial-input,
parallel-output shift register that is clocked by the input clock. A
multiplexer is used to select either the 4 bits in the shift register or the
direct input bit and the first 3 bits in the shift register. The selection,of
either of these sets of input data is governed by pre-buffer synchronization
logic, to be discussed later. Each set of 4 input bits is stored in successive
locations in 4 parallel RAM's, each with a capacity of 256 bits. The RAM's
which were used were static, low-power, SOS CMOS RAM's from Inselek (INS 4200).
Specifications for the INS 4200 RAM are given in Appendix D. RAM address and
READ/WRITE controls comprise the remainder of the pre-buffer.
Since 4--way data multiplexing is used, a CCD timing clock is generated
with every 4 input clock pulses. The start of an input data transfer initiates
a data available control signal (DAC 1), which may be asserted at any input
clock period within a CCD clocking inverval ( 3Z clock rate). These times are
indicated at A, B, C, or D in the timing diagram of Figure 3-2. The system
now waits until the first 4 data bits arrive before storing them into address
0 of the 4 parallel RAM's. The start point of DAC 1 fixes the position of the
RAM data input strobe (RAM WE pulse) within a ;4 clock rate cycle so that
successive 4--bit sets of data can be stored.
It may be noted in Figure 3-2 that the RAM WE pulse can occur in only 3
of the possible 4 timing intervals within a 14 clock rate interval. The fourth
position is reserved for a RAM read-out cycle immediately prior to the start
of the next CCD clocking cycle (initiated by the 34 clock rate pulse). Thus,
when DAC 1 starts in positions A,,B,, or C, the data input strobe always begins
4 input clock cycles later. The last 4 bits in the deriultip:^, xer shift register
are stored in the RAM with each RAM WE pulse. If, however, the data input stream
begins at position D, the input data is strobed into the RAM's during the same
interval as if the data had begun arriving at position C. In this case, the
4-bit sets of data that are stored are taken from the input data directly and
the first 3 bits in the data demultipl.exer.
In the system idle state, the RAM address is held at 0. After the first
set of 4 input bits are stored, the RAM address is incremented at the beginning
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of the fourth input clock within a 1^4 clock rate period, as shown by the
timing diagram for the RAM address clock in Figure 3-2. Each set of 4 input
bits is stored in successive RAM address locations until the utart address
(VA = 0) of a CCD memory block is reached. The first set of input bits is
then read from the RAM at address 0 and presented to the CCD's for a storage
(WRITE) operation. The next 4--bit set of input data overwrites the data
previously held in RAM address 0. The RAM address increments and the READ/
WRITE cycle repeats until the last RAM address that was reached before the CCD
start address arrived. The RAM address goes back to 0 and the entire process
repeats until a complete memory block or set of blocks has been transferred.
In this way, the RAM pre-buffer acts as a multiplexed, variable-length shift
register. An example of the pre-buffer WRITE/READsequence, RAM address, and
CCD virtual address is shown in Figure 3-3.
3.3 Timing Chain and Clock Controls
Figure 3-4 illustrates the clocking waveforms 0 12 02 , and 03and the timing
for other related waveforms used in the CCD operation. The waveforms illustrate
a CCD READ followed by a WRITE operation.
The CCD timing chain trigger (T:C. Trigger) which. initiates the transfer
clocking cycle is generated from the 14 clock rate s-ignal. Each cycle begins
by resetting the 0 3 clock and latching new values of chip enable (CE) and
track address. Timing specifications fez the T.C. trigger -- which determines
the 02 set-up time - and the 01 , 02 , and 03 clocks are given in Appendix A.,.
The CCD virtual address of the next clocking cycle is changed at the beginning
of the 03 clock. The virtual address is out of step with the track address
since it has no direct control of the CCD's and it is used in some of the
control logic which must be set up before the end of the 0 3 clock.
In a READ cycle, the data output becomes valid shortly after the rise of
03 and is normally held until the start of the next ¢ 3 . If data is to be stored
in the CCD, the CE and track address are asserted during the first CCD clocking
cycle and the WRITE and data input are presented to the CCD's at the beginning
of the next cycle (as shown in Figure 3-4). This feature of the CCD write
jj
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operation allows time for the RAM pre-buffer to detect the . :gtart address
(VA = 0) of a CCD memory block, READ the first set of 4 bits'^,`rom the RAM's,
present the data to the COD's, and then store the data into the 0 address.
Thereafter, each set of data will be stored in the proper, successive CCD
storage locations.
Controls are designed for the CCD clocking . to operate in 3 modes;,idle,
transfer set-ug., and data transfer mode. When the system is in the idle
st4te-, that is not undergoing a data transfer, the LCD's should be clocked
at rates between 10 KHz and 20 KHz to keep data refreshed and to minimize
power consumption. Clock pulses from the 34 clock rate signal are gated by an
idle rate control oscillator to form CCD T.C. trigger pulses at an average
rate of less than 20 Ktz. Figure 3-5 illustrates the timing involved in
generating the idle rate trigger. The duration between T.C. trigger pulses
could be either t1 or t2
 (see Figure 3-5), depending on the phase relationship
between the idle control oscillator and the k clock rate. The idle control
has been adjusted so that t1 = 56 usec. and t2 z 83 }isec. when the input clock
rate is 150 KHz. These times correspond to maximum and mimumum idle rates of
18 Kaz and 12 KHz, respectively. As the input clock increases to 4 MHz the
difference between t1
 and t2 becomes negligible. The idle rate then becomes
approximately 15 KHz.
When a request for data transfer is initiated, the idle mode control
of the 4 clock rate is immediately overridden. All 4 clock rate pulses
pass through the idle control gating to form T.C. trigger pulses. Since
input clock rates may vary from 150 KHz to' 4.0 MHz, the CCD clocking	 w
rates may range from 37.5 KHz to 1.0 ?biz, respectively.''.: . In order to
reduce system power during a transfer operation,.only the accessed memory }
bank operates at the above transfer rates. All memory banks are clocked
at the same rate during the idle mode and after..a request for data transfer
has been made, until the start address for a transfer has been reached
(transfer set-up mode). Then the clocking rate of all non-accessed banks
is reduced to a quarter of the clocking rate of the accessed banks. Thus,
non-accessed memory banks operate at 9.375 KHz to 250 KHz - rates during
a data transfer. The CCD clocking rates and the address sequences for
all modes of operation are illustrated in Fig. 3-6.
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The length of a memory block is 4096 bits, whereas a CCD track contains
256 bits. Therefore, by clocking a non-accessed memory bank at k the access
rate, non-accessed tracks recirculate 4 times during a memory block transfer.
The virtual address of tracks in both accessed and non-accessed memory
blocks are again synchronized at the end of a data transfer. This is
illustrated in Fig. 3--6. The dual address labelling (eg. 4094/254) towards
the end of the transfer denotes the number of CCD transfers and the virtual
address of a CCD track.
f
3.4 CCD Memory Board
All of the CCD storage devices are located on one board, together
with all clock, address, chip enable, and R /[J drivers. The schematic	 -
for the 4 by 4 array of 8K CCD's is shown on sheet 4 of Appendix C.
A photograph of the CCD memory board is shown in Fig. 3-7, The board
has 4 parallel data inputs, with corresponding data outputs. Data out-
puts, which are TTL compatible, are complementary outputs.
Since the clock lines to the CCD's represent high capacitive loads,
high power TTL-to-MOS drivers (MH0026) are used to drive the 019. 02 , and
03 clock inputs. Each of the 0 1 and 02 drivers operate 2 CCD's. The
03 driver operates 4 devices. Rise and fall time degradations limit
the system performance if the drivers are loaded with more devices.
Specifications for the MH0026 drivers are provided in Appendix F.
3.5 Block Selector and Flags
Versatility of memory block access is provided by an iterative array
of block selector cells and block flags. Schematic diagrams for this
portion of the system are given on sheets 7 to 14 of Appendix C.
A block flag is set whenever the memory block associated with it
contains valid data. It can be reset by a manual command or by a des-
tructive readout operation.
Each cell of the block selector logic examines signals that indicate
if a memory block has been selected for a passible transfer operation,
the current status of its associated block flag, and whetter or not all
lower order memory blocks are available for data transfer. During a
WRITE operation, if the block has been selected for a transfer, if the
block flag is ..lot set, and if no Lower order blocks are available, then the
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block selector cell asserts its "block selected" signal. Only 1 out of
the 32 selector signals can be asserted at any time. When the data
transfer to the selected block begins, the block flag is set. This action
inhibits the block selector signal and sets up an enable signal to the
next, higher order block selector. cell.
During a destructive readout operation, the complement of the block
flag is sent to-the block selector circuitry so that only memory blocks
that contain valid data can be read. As each block is selected for a
READ operation, the block flag is reset.
Since the flag must not be reset during a non-destructive READ
operation, an auxiliary flag is used for the block selector control.
The auxiliary flag is set at the beginning of the block transfer and
is used to indicate to the block selector that the block has been read.
If the auxiliary flag were not used, there would be no change in the
block flag or block selector signals so that the system would re-
peatedly read the same block. All auxiliary block flags are reset
at the end of a system READ operation.
At the end of a MEAD operation, when all flagged blocks from a selected
set of blocks have been read, a selector overflow signal is asserted to
indicate the end of the READ cycle. The overflow signal is asserted
during a Tr1RITE operation only when no blocks are available to store
more input data.
3.6 Address and Chin Enable Decoder
The block selector prepares for a data transfer by selecting the
next block to be accessed. It asserts 1 out of 32 block select lines.
The address and chip enable decoder, shown on sheet 6 of Appendix C,
decodes the block select lines-to form a 3-bit CCD address and a 4--bit
chip enable coder. The chip enable code selects 1 out of 4 CCD bas.-iks
for access. The 3--bit CCD address is a binary code which determines the
memory block within a CCD bank that is to be.accessed. This 3--bit code
addresses the most significant bits of the 5-bit CCD track address.
The decoded block select addresses are latched into a register and
presented to the CCD memory board only at the beginning of each memory
block transfer.
  
.-V
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The remaining 2 bits of the CCD track address are used to sequence
through the :4 tracks on each CCD which comprise a single memory block.
The 2 bits, AC and Al, are determined by the output of a Gray code counter
which is indexed.each time the VA = 0 signal is asserted after the be-
ginning of a block transfer. Since the AO and Al signals are also used
for sequence controls, a Gray code count is used to avoid hazard conditions.
3.7 Data OutRut Buffer
The data output buffer, shown at the bottom of sheet 5 in Appendix
C, is used to convert the 4-bit parallel. CCD output into a serial data
_	 output stream. Approximately 150 nsec. after the rise of a 03 signal,
the CCD data outputs are latched into a 4-bit buffer. The output of this
buffer is transferred to another 4-bit register at the beginning of the
next CCD transfer cycle. Timing diagrams related to the output buffer
circuit are shown in Fig. 3-8. After the 4 parallel bits have been
latched into the second buffer, each of the data bits in this register
is selected in turn by a multiplexer (MUX) whose output is sent to a
single bit register. The output of the single bit register, which is
clocked by the input clock, provides the first-in, first-out, serial
data output stream. For the duration of a valid data output, a LO'--true
data output available signal is asserted.
3.8 Sequence Controls
A number of signals are generated to control the sequence of operations
within the systeti. The principle control signals are the READ/WRITE, the
data aivailable controls (DAC), transfer request, system busy, and memory
overflow. The circuits to generate these signals are shown on sheet 5
of Appendix C.
The system is normally prepared for a WRITE operation, that is, in
the idle state, the WRITE signal is asserted. However, no CCD operation
takes place since the chip enable lines are inhibited. If a READ operation
is requested, the READ request is latched and held until all available
memory blocks that have been selected are read once. If a READ request
is made during a WRITE operation, the system waits until the enc of the
data input transfer before it proceeds with a data output transfer.
Similarily, a WRITE request is blocked until the end of a READ operation.
Input Clock
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Figure 3 -- 8 Data Output Timing
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Since a data input burst length may not coincide with a CCD memory
block length, DAC (data available control) signals are set up to ensure
that the system operation continues until the end of a CCD memory block
is reached. Whereas the DAC signal is asserted from the beginning of
a request till the end of a data transfer, the transfer request signal
is used to control a number of system operations that take place only
during the actual data transfer. The system busy signal is used both
as a monitor and to block a READ request during a WRITE operation or
to block a WRITE request during a READ operation. The memory overflow
signal is also used as a system monitor, and as a control to signal
ale end of a READ operation or the lack of available memory blocks during
Cam 
:l%1ITE operation.,	 ^i1
3.9 Power Cousutaption
Several device families are used in the system implementation;
TTL, low-power Schottky TTL, CMOS, CCD's, and TTL-to-MOS drivers. Since
CMOS Logic and MOS drivers with a high capacitive load are used in the
system, the power dissipation varies with input clock frequency. System
idle pow(=x is approximately 5.4 W, whereas peak operating power is
approximately 7 W. These values result in a power consumption/bit of
41 jiW and 53 pW during idle and maximum rate transfer operations, res-
pectively. Estimated power consumptions for each device family are
listed in Table 3-1. Measured power dissipation curves for a number
operating modes and over the operating range of frequencies are shown
in Fig. 3-9.
Device Family
	 Power Estimate During Idle (W)	 Power Estimate During
4MHz Data Transfer (W)
" 1
TTL
	
1.01
	
1.01
LS TT,	 1.73
	
1.73
CMOs	 negligible	 .14
8K CCD's	 .39	 .39
MOS Drivers	 1.94
	
3.79
Total Estimated Power 	 5.07 W	 7.05 W
Total Measured Power	 5.39 W
	
6.95 W
Actual system power/bit	 41 pW	 53 pW
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The system power dissipation has not yet been optimized. Some of
the logic that is presently implemented with TTL logic could be replaced
with CMOS logic. Additional control of the CCD clock drivers could be
introduced to reduce DC power consumption of the drivers during the idle
made. It is expected that the system idle power could be reduced to less
than 4 watts with a corresponding decrease in the operating power. If
the system were redesigned to operate under computer control, the idle
power dissipation should fall to less than 2 watts. Any stand-alone
system configured as described would lend itself to the extensive use of
custom LSI CMOS which would permit significant reduction in power and
space. The repetitious nature of many of the modules particularly
suggests such an approach.
I	 i
IV. MEMORY SYSM EXERCISER
4.0 Introduction
Due to the complexity and versatility of the memory system it was
necessary to design and construct a custom exerciser to adequately test
the system. The exerciser would have to perform pattern sensitivity and
memory integrity tests as well as standard operational and margin tests.
Consequently the tester has been designed to generate and write a number
of data patterns into the memory under test (MUT), varying from a simple
repeating pattern to a complex pseudo--random data pattern. Provision
has also been made to replace 7 bits of any data pattern at specified
intervals with an address code to test for memory integrity. In WRITE
mode the exerciser can he set up to wait for specific states within the MUT
prior to writing data. This ensures testing for correct operation of the
memory in a variety of start-up conditions. In READ mode the exerciser
operates slaved to the MWJT to analyze the serial data output strewn of the
memory. Errors in the data stream ax'e detected, counted, and the total
is displayed on the front panel. The exerciser performs a test of a
specific length once for every request.
Limits of the HUT can be tested by varying the operating frequency of
the exerciser, thereby varying the tester data rate. To increase fle.:-
ibility of the test, not only the data pattern but the length of that
pattern is variable. This allows sections of the memory to be tested
individually, as well as allowing for various siz lit^emory systems.
To ensure that testing is reliable and repeatable the specifications
of the exerciser rntst exceed those of the memory to be tested. The primary.
tester limitation, speed, is at least doubt,- that required for the CCD
memory system under consideration here.
In this chapter the specifications of the tester will be put forth
and the operating procedure will be explained
4.1 System Specifications
a) Clock Output:
Repetition rate: 	 9.6 HHz max.
Pulse width:	 35 nsec. min.
Level: 2..0 < high <4.7 V; low <0.4 V
Drive capability: <20 mA @ 4.7 V
30
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Source:
	
Internal - Crystal-controlled
f
a
•- rate divisible in binary steps
External -- Continuously variable y
b) Data Output:
Data type: Non-return-to-rzero (NRZ) a
Level: 2.0 V 5 high 5 4.7 Vp low < 0.4 V
Drive Capability: r20mA @ 4.7 V
Pattern length: 221 bits max.
23	 bits min.
c) Data Input:
Threshold: TTL compatible
Valid: Rising edge of clock out
Loading: One TTL load
d) External Clock Input: E
Repetition Rate: 4.6 NLHz max.
Pulse width: 35 nsec. min.
Threshold: TTL compatible
Loading: One TTL load
e) External Data Source: S;
Threshold: TTL compatible
Valid: Rising edge of clock out
Loading: One TTL load
f) Data Output Available: I	 -^
Type of signal: Low true
e..
Drive capability: `T- compatible
a
g) Data Input Available:
Type of signal: Low true
Loading: Five TTL loads
h) General: I;
Power: +5 VDC t 5% @ 3 Amps
Operating environment: 	 250  ± 5oC
4.2	 Front Panel Controls and Functions
This section will list controls on the front panel and outline their
functions.	 Refer to the photograph in Figure 4.1 and page 5 of Appendix F
for the wiring diagram of . the front pane..
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a
a) Switches:
1. Power (SPDT toggle switch)
- Switches VCC to the circuit boards and front panel.
`	 2. Reset (momentary-contact pushbutton)
- Initializes the test system prior to any test. The tester
is held in its quiescent state until the Start Test button
is depressed.
3. Start Test (momentary-contact pushbutton)
In WRITE mode the activation of this button signals the
exerciser to begin sending data to the MUT. In READ mode
it primes the exerciser to receive data from the MTJT.
4. WRITE/READ (SPST toggle switch)
- Determines the mode of operation of the tester. In WRITE
mode then Data Output Avallable signal is asserted signifying
that ' vald data is being presented to the- memory.. In READ,
mode when the Data Input Available signal is asserted, data
presented to the tester is analyzed and the errors counted.
5. VA = 0/VA = 0 (SPDT toggle switch)
- Engaged in WRITE mode only, it determines where data output
starts. In VA = 0 mode data output consistently starts in
the same place relative to the memory system virtual zero
address whereas in VA - 07 mode the start is random, related
only to when the Start Test button is pushed.
6. Start Phase (4 position 2 pole rotary switch)
Used in WRITE mode only, it designates in which phase the
data output patern of the exerciser starts. It can be used
in conjunct .,n with the VA = 0 circuit for precise data start
location.
7. Clock Divider Exponent (dual BCD thumbwheel switch)
- Determines the frequency of operation of the exerciser in
internal mode and the Clock Out to the MUT using the formula
9.60 X 106(	
n	
) Hz, where 0 < n <7. (Caution: the Clock
2
Output maybe interrupted during switching).
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8. Clock Select (SPDT toggle switch)
- Determines which clock is chosen, the internally generated,
crystal-controlled, logically-divided clock or an external
clack which is brought in from a front panel connector.
9. Data Source (7--position, 2-pole rotary switch)
- Selects which of 7 sources of data will be used to supply
data to the MUT. These sources include a pseudo--random
generator, a bank of 16 switches on the front panel, 4 banks
Of 16 switches (labelled TNT 1, TNT 2, TNT 3, TNT 4) internal
to the memory exerciser, and an external data source supplied
from a connector on the front panel.
10. Data Pattern Selection (16 SPDT toggle switches)
- These switches determine the pattern of a 16 bit test word.
This pattern can be repeated to form the data output of the
exerciser.
11. MUX Factor Select (4-position,...2--pole rotary switch)
Each data bit can be held for 1, 2, or 4 clock periods as
determined by this switch. In -this way the parallel paths
in a multiplexed memory system can be tested with the same
data pattern simultaneously.
12. Data Patterns Repeats Exponent (16-position binary-coded thumb-
wheel switch)
- This switch is a prime factor in determining the length of
the data pattern. The length of the data pattern is determined
using the formula (2n X AiUX Select X 16) bits where data pattern
repeats exponent is n and 0 < n -< 15 for all data patterns except
pset:do--random. Because of the structure of the pseudo-random
generator the data pattern length is determined by halving
the above formula. The pseudo-random pattern depends on the
length selected.
13. Insert Block Address (SPDT toggle switch)
- Allows for the replacement of data with a unique 7-bit code
at the beginning of every memory block. For this CCD memory
system the code consists of 4 bits to indicate the accessed
CCD bank and a 3--bit binary code to represent which of the 8
blocks in that bank is selected.
e._	
{,	 _	 ; .
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14. Block Size (8-position, 2-pole rotary switch)
-- This switch. is set to the number of storage locations in
each memory block, from 256 to 32 K. This determines the number
of clock intervals between block address code insertions into
the data stream,
15. Data/Data (SPST toggle switch)
- Permits the exerciser data output to be complemented.
16. Background (SPST toggle switch)
- Determines the output data logic level which follows the
completion of the data pattern.
b) Potentiometers:
1. Clock Pulse Width (50 KR)
- Is used in conjunction with a monostable multivibrator for
control of variable pulse width of clock out (35 ns to 400 ns).
2. Output Clock Amplitude.(10 M)
- Used as part of a diode clamp circuit, it allows a variable
high level of the Clock Out from 2 volts to 4.7 volts.
3. Output Data Amplitude (10 KQ)
Similar to the output clock amplitude, a diode clamp network
allows a variable high level from 2 volts to 4.7 volts.
c) Lamps:
1. Power (LED)
- Indicates, when ON, that power is being delivered to the
circuit boards and . front panel.
2. End of Test (LED)
- When ON, indicates that a test sequence, either READ or WRITE,
has been completed and the exerciser is in its quiescent state..
3. Pass (LED)
-- In WRITE mode this light should come on with the End of Test
light. In READ mode it indicates that the MUT has successfully
stored anal reproduced the data originally written into it.
4. Fail (LED)
- In WRITE mode this lamp should not light; if it does there
is a fault in the memory exerciser. In READ mode, when lit,
it indicates that the MUT contains one or more bits in error..
5. Error Count (DL-707 Seven Segment LEDs)
-- In 14RITE mode it should always contain a single zero; any
other condition indicates a fault in the exerciser. In READ
mode it indicates the number of bits read from the memory
"I
U.-
-
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system which differ from the data originally written.
Although the, display employs reverse ripple blanking, at
least one digit, the least significant, should be visible
at all times.
6. Data Pattern Selection (16 LEDS)
-- Displays the 16-bit pattern selected on any one of the
switch registers, internal or front panel, ON indicating
a high. In external or pseudo-random data source modes
the display should not be lit.
d) Connectors:
1. External Clock Input
- This connector allows an external clock generator to
operate the exerciser and memory system. This permits the
variation of clock frequency and pulse width 1.n a continuous
scale.
2. External Data Source
- It permits the usage of data from a source other than the
exerciser.
3. Clock Output
- The clock in the memory exerciser is provided for use as
the input clock of the memory system under test.
4. Data Input Available -
Is used to signal the exerciser that the memory system is
sending valid data on the data input line. In READ mode this
starts the generation of data for a comparison with that data
'being  received. In WRITE mode this signal line is ignored.
5. Data In
- Data sent by the NUT is received at this connector.
6. Data Out
- The exerciser uses this connector to send data to the MITT.
7. Data Output Available
- This signal when low informs the MUT that the data at the
Data Out connector is valid.
4.3 Back Panel Controls and Functions
a) Power
- Banana connectors labelled +5 and GND . desi.gnate and VCC input
to the memory exerciser.
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b) Block Address
This connector accepts information which is inserted
into the data pattern to enable memory integrity-tests''to
be performed. The information required for this operation
is 7 signals representing a memory address code. The'-address
codes for both the present block which is accessed and the next
block to be accessed are required.
c) Virtual Address
This connector accepts information to determine the start
of the data stream relative to the zero address of the memory
device. The signals required for this function are one
defining the position of the zero address of the memory
(VA = 0), two to determine the position (phase) in. 	 4-bit
multiplexed data stream (GRO and GR1), and one to define
the start of the multiplexed memory clocking cycle (Timing
Chain Trigger).
Although the data starts at virtual address zero when the switch is
in the VA = 0 position the start position can be moved to any address.
-manipulation of an 8-switch SP,^T-DIP packa gesThis is aqc^^nplished through	  
on the `IA Barad, which controls the load terminals of a counter. A
binary count is set on this switch with the LSB on switch number 8. A
h5tiar . ONE is set with the switch in the ON position. The present setting
withr .a count of 15 corresponds to a start at memory virtual address 0.
If X is the binary switch setting, then the corresponding virtual address
at the data start will be (-241 + X) mod 256.
When memory systems other than the CCD memory buffer are to be tested,
Lor when' 14e is desired to disengage the VA 0 and Start PhA e:c: rcuaj.ry,-
a program socket-
 must he changed Th,	 k t. C,k slt Board device Al,
should be roserted with itspin 1 mated wi
.
th din '1 o.f the circuit board
socket to disengage the start address and phase logic. The data output
will then start at a random address and phase. The program socket, is
reve,7sed to engage the address and phase 'Logic.
4.4 Exerciser Operating Procedures
'References to the basic block diagram, Figure 4.2 wi l l be made in
explaining the exerciser operating procedures, detailed schematics of the
Clock
Out
Data
Out
Data Out
Available
Figure 4 — 2 Block Diagram of Memory System Exerciser
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system are provided in Appendix F. This section will cover the procedures
for both WRITE and READ modes of the exerciser.
4.4.1 Start-up Procedures
These procedures are standard and must be followed prior to testing
any memory system. Power must be applied to the VCC connector on the back
panel. Interconnections between the memory exerciser and the memory system
should be made via the BNC connectors on the front panel and the amphenol
connectors on the back panel. If an external clock or data source is
to be used they should be connected to the front panel BNC connectors.
At this point the power switch can be turned on and the frequency and
pulse width of the clock should be adjusted. The frequency of the internal
clock can be selected in binary submultiples of the 9.64 MHz frequency
standard by using the Clock Divider Exponent switch. The clock pulse
width can be adjusted using the potentiometer on the front panel. If
an external clock is selected the frequency and pulse width of the Clock
Out are those of the external pulse generator. Regardless of which
clock source is selected the amplitude is controlled by a potentiometer
on tkie front panel.. The WRITE/READ switch should be placed in the WRITE
positions in preparation for a WRITE operation.
4.4.2 WRITE Mode Procedures
Prior to a WRITE operation all variables must be assigned values.
Following the block diagram the first variable .encountered is the virtual_
address circuitry; this will determine where the exerciser begins generating
data relative to the MUT start address. Two modes can be selected; either
VA = O which starts data while the address of block is at zero, or VA = fl
in which the data start position is random. Both modes however, allow
for selection of data starts in any of the 4 clocking phases between CCD
clocking cycles.
The HUX Factor Select switch is used to hold each data bit for 1, 2,
or 4 bit times to exercise each of the parallel paths in a multiplexed
memory with the complete data pattern. The selection switch divides
the frequency of the clock to the data generator by the MUX factor.
The choice of data pattern should then be made using the Data
Source Selector. If the switch registers are chosen, and 16--bit repeating
pattern can be set up. The Block Size should be set to correspond with
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that of the MUT so that the block address code can be inserted into the
data stream at the correct times if this option is selected. After
determining the length of the data pattern requit' 3..-the Data Patterns
Repeat Exponent should be set to obtain that length. The logic level
on completion of that pattern must be set with the background switch.
The tester data. output can be complemented by selecting the DATA position
of the DATA/DAZA; r,gaitch. Finally, the data :output amplitude should be
set. Once the controls on the front panel have been adjusted it is
necessary to push the Reset button to ensure that variables set or changed
on the front panel will be loaded into the exerciser circuits prior to
starting the test.
By pressing the Start Test button the WRITE sequence begins. The
exerciser ystem. waits for the proper address location if the VA = 0
control in engaged, and the proper clocking phase prior to starting the
data generator. Data will be generated =Intil the data pattern repeats
counter overflows. The data control circuitry then shuts off regardless
of the state of the memory system.
When the End of Test light comes on the WRITE operation has been
completed and the exerciser is in its quiescent state awaiting its next
operation.
4.4.3 READ Mode Procedures
The anticipated data output of the MUT is generated within the memory
exerciser for direct comparison with the actual data output. The front
panel controls must be set up to generate this anticipated pattern.
Since the backgfound is not generated until the completion of the data
pattern, the Background control has no effect on the test. The VA = 0/
VA = 4 and Start Phase controls do not effect the test since these controls
are activated only in WRITE mode. The clock frequency, amplitude, and pulse
width may be varied within the limits of the memory exerciser. Finally
the WRITE/READ switch should be in the READ position. Provided all these
conditions are met the Reset is the last button to be pressed before the
Start Test is activated. The exerciser is now primed and waiting for the
Data Input Available signal to be asserted, thereby indicating that valid
data is being presented at the Data Input terminal. Internally generated
data and data from the MUT are presented simultaneously to the data comparator.
Any deviation from the anticipated data output will be considered an error.
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Errors are totaled and registered on a decimal display on the front panel.
An error count is accumulated until the Data Input Available signal Loes
i
high or the Data Pattern Repeats counter overflows. Upon the completion
of a test the error counter is disabled and the End of Test lamp comes
on simultaneously with either the PASS or FAIL indicator.
4.5 Conclusions
The sole purpose of the memory exerciser is to adequately test the
memory system attached to it. With the addition of a digital logic
recorder it also becomes a versatile memory system debugging tool and
an effective demonstration system. The logic recorder also permits the
diagnosis of factors limiting the operating range as well as failure
modes associated with the system design.
To this end the memory exerciser must be able to exercise- both
the actual memory of the system and the peripherals used to contaol
that memory. The effectiveness of this type of testing depends on the
operator to perform tests which localize the errors and vary the tests as
necessary to determine the source of the errors.
V. SYSTEM TESTS
5.0 Introduction	 ?``
9
a
3
A series of testsihsve been used to verify correct operation of the 	 ;y
buffer memory system and to examine the system limits of operation. De- ' r
bugging methods will not be discussed since debugging is here considered 	
t
to refer to investigation procedures required to isolate and correct a 	 r
s
fault that was found during testing. The only discussion of fault cor-
rection will concern necessary chan'r;es, to the system due to hitherto un-
suspected charadteristics of the memory devices. Emphasis is placed
on testing techniques suited to block-oriented random access memories
which use shift register type devices. This chapter contains an out-
line of the tests that were performed and the results of those tests,
5.1 Test Plan
A testing program was devised to exercise the memory with a sufficient
'Wumber of data test patterns to demonstrate that the memory is insensitive
-co the pattern of the data and to verify the integrity of memory locations;
i.e., input data must be stored in specified locat. ions^-^„and only in those
locations. Data storage and retrieval also inherently test most of the
memoryf
 system logic controls. Limits of operations.-are studied by varying
the CCD clock timing, the clocking frequency, the ` fnput clock pulse width,
the input data and clock voltage levels, and the levels of the system power
supplies.
5.1.1 Test Equipment
Several pieces of equipment were indispensible in carrying out the
buffer memory system tests. The equipment included;
(a) an oscilloscope - Tektronix model 7603, 4-trace osilloscope,
(b) custom memory exerciser - described in chapter IV,
(c) pulse generator - 10 MHz. range,
and (d) digital logic recorder - $iomation model 810-D
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Triggering of the digital logic recorder could be made on any trace or
any combination of the 8 traces. This feature enabled the tester to isolate
any fault and observe the timing of test points both before and after the
occurrence of the fault.
5.1.2 Memory System Functional Tests
The testing program and some of th6 rationale for the tests is given
below.
1) WRITE/ STORAGE/READ operations: A standard test pattern (see below)
at a nominal 500 KHz data rate is used to check operation of all logic
circuits involved in the WRITE mode of operation. The data stared in.
the WRITE operation is retained for a nominal period of time, e.g.,
I minute, and verified for retention byz READ operation clocked at
600 KHz. The readout is also used to check all logic involved in
a READ operation.
2) Pattern sensitivity: The custom memory exerciser of chapter IV
is capable of generating a large variety of data test patterns. Al-
though additional patterns may be needed for debugging faults, the
limited set of test patterns described below have been found to be
well--suited to testing recirculating serial CCD shift register memories.
The patterns are varied both in sequence and in length. The system
was tested with each of the patterns described below and their com-
pliments.
(a) Standard test pattern: (1011111101000000) repeated 2 n times,
where u is an integer equal to or greater than zero. Any pattern
that repeats in integral number of times within a CCD track ra--
'	 circulation or a memory block length-makes for easy observation
on an oscilloscope because of the ease of oscilloscope triggering.
Although the oscilloscope trace is useful as a first indication
that the memory system shows signs of correct functioning, the
results may be misleading. For example, a single bit error with-
in a memory block may not be observable on the oscilloscope since
Y	 the trace trigger may not show the particular repeat of the test
e
pattern which contains the fault. However, the custom memory
exerciser has been designed to read out the total number of data
bits in error during a memory system readout operation. Therefore,
a.
i^
i
I	
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even single errors in any test run can be detected. By triggering
on the tester error signal, the digital logic recorder can be used
to analyze the fault condition.
Since the CCD storage medium is a recirculating shift register,
all memory storage locations within a track are exercised with
each data bit. Therefore, testing routines that have been designed
for RAM's may not be suitable for CCD's. The standard test pattern
..described here gives a strong indication of correct CCD performance.
If the memory exerciser is set to MUX = 4, then each CCD will
receive the complete data pattern. Then, each storage location
is exercises: both with a 0 following a string of 1's and with a
1 following a string of O's. The pattern also contains single
"Ol" and "10" combinations.
Since each data bit exercises each storage location within
a track, a more severe hest is to demonstrate that a stored 1
can be overwritten by a 0, and a stored 0 can be overwritten by
a 1. This test is easily accomplished by first storing Lhe
standard test pattern into any-memory block. Then the block flag
for that block is cleared. Since the CCD clock rate is never
reduced below the minimum transfer rate for the CCD's, data in
the CCD's are never destroyed by a destructive readout or a block
flag clearing operation. Then, the compliment of the standard
test pattern is entered, thereby overwriting each previously
stored data bit .with its compliment.
A second manipulation of the standard test pattern is used
to exercise another critical point in the CCD operation, particul-
arly if the data outputs of the CCD's are wire--OR"ed, as is the
case with the buffer memory. It is important to exercise the last
data bit in the last memory block to be accessed in one memory
bank and the first bit in the first memory block to be accessed
in another memory block with all combinations of data bits, i.e.,
00, 01, 11, and 10. It is at this point when the CE signals to
the chips in each memory bank switch state. This test is easily
accomplished by ensuring that the number of data patterns repeat
exponent on . the memory exerciser is large enough to make the pat-
tern length great enough to test contiguous memory banks. Then
r
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the WRITE, idle, READ tests are repeated with the standard
pattern (1011111101000000), its compliment (0100000010111111),
a shifted standard pattern (0101111110100000), and the compliment
of the shif t ed pattern (1010000001011111). Since an integral
number of these patterns is contained within a memory block, the
last bit of the pattern it the last bit in a memory block, and
the first bit will be the first bit in the next memory block.
(b) Single bit pattern (0000000000000010): Although this pattern
	
w f
could be used to perform similar tests to the standard test pattern,
the single bit pattern can be used both to check crosstalk and
to demonstrate the storage of only Z bit when the rest of the
memory contains its compliment. First, the entire memory is
filled with'0's. Then., the exerciser's number of patterns repeat
exponent is set'to 0, and the background bit is set to 0. The
block flag of any memory block is cleared and the test pattern is
entered. Then, the entire memory is checked to ensure that the
only "1" bit is located in the proper position in the accessed
memory block. All other bits in ever y memory block must remain
0. The compliment of this test should also be performed.
(c) Pseudo-random pattern: . Pseudo-random data, whose pattern
varies according to the pre--determined data length, is used to
more closely simulate real operating conditions than do repeating
patterns.
3) Test data length: The memory system has been designed to accept
any length data stream up to the available memory capacity. Any of
the test patterns described above could be used. Since the memory
structure uses 4 tracks of each CCD group for a block, a complete CCD group (8
block's) for a memory bank, and 4 banks for the system, a suitable
set of test data lengths Taould be;
(a) less than 1%
 
block length, say, one 16-bit pattern
(b) exactly k block length,
(c) " 31 block,
(d) 1 block,
(e) 2 blocks,
(f) 8 blocks (1 bank),
q	 ......	 ...	 11..	 .
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(g) 2 banks,
(h) 4 banks,
and (i) -more than 4 banks to exceed memory capacity,
Test data length of less than 1 block is required to check
transfer t1mingl09iC to ensure only integral block length transfers
'.	 are made. Similaril.y, integral block lengths are needed in the
test to ensure that 1 data block is stored in precisely 1 memory
block, with no under or overflows.. The overflow indicator and
transfer halt logic is tested by using data lengths equal to or
greater than the available memory capacity.
4) Memory integrity: Tests must be performed to ensure that all
input data is stored in the assigned memory locations and only in those
locations. Three techniques were used.
(a) The custom memory exerciser was designed to permit a unique
address code to be inserted as part of the data stream for each
memory block. The address code contains chip enable and block,
in bank code information. Readout of each memory block in turn
is monitored with the digital logic recorder to capture the
beginning of each memory block transfer. A check of the address
codas in the . data stream verifies the uniqueness of each memory
block and the correct functioning of the address logic,
(b) The test .invoiving the single bit pattern as described above
is also a check for memory integrity.
(c) lf.a pseudo--random pattern whose-length is equal to the total
memory capacity is used, then every memory block will be filled
with a different pattern. Such a test confirms the uniqueness
of the memory blocks.
5) dock and Bank Access: 'Zhd block selection controls must be
exercised in a number of ways. Some of the tests described below
are performed inherently in the above tests. The system provides
the option for automatic or manual selection of access to the -memory
blocks.
In AUTO mode;
(a) set data pattern length equal, to 1 block, repeatedly request
WRITE transfer until the memory system is full.. With each access,
	 },
the next empty location, regardless of the states of the individual
block selection switches, should be filled. 	 REPRODUCIBILM Ulu' iziii,	 4
ORI31N AL PAGE IS POOR	
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(b) repeat (a) with data pattern length less than 1 block,
(c) repeat (a) with data pattern length greater than I block,
(d) clear some of the memory block flags in each bank and repeat
tests (a) to (c) ,
(e) WII:TE into a single block, then READ,
(f) WRITE into several contiguous blocks, up to full memory, then
READ,
(g) WRITE into several blocks, clear some of the block flags,
then READ. In each of these tests, all blocks whose flags are
set, should have been accessed in turn. The digital logic re--
corder is useful in this test if the CE and track addresses are
monitored.
In MANUAL mode,
(a) all of the tests in AUTO mode are repeated, except access
to the blocks is controlled. manually in sets of I block, several 	 r
blocks that are not necessarily contiguous, 1 bank, several banks,
or full memory,
(b) WRITE into a block in 1 bank, verify that data has been stored
correctly; WRITE into a block in another bank and verify. Again
verify the data in the first block, and then again in the second
block. This test is needed to verify that access to any block
during one transfer does not affect data stored during a previous
transfer.
In both AUTO and MANUAL mode, check that any set of block
flags may be cleared manually. The overflow monitor is also
involved in controlling memory access. In MANUAL mode, if there
are no empty blocks that have been selected, even though the memory
is not full, input: data should not be accepted. As soon as even
1 empty block becomes available, by manual selection of an empty
block, by clearing the flag of a selected block, or by a dest-
ructive readout, the memory overflow monitor should reset.
6) Readout Controls: Two methods of data retrieval are permitted,
destructive readout and non-destructive readout. The test of these
controls could be performed during the course of the block and bank
access tests. A check should be made in the non-destructive readout
mode that the block flags remain set after the data transfer. In
t
1'.
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the destructive mode, each flag for a block that has been accessed
will reset. During a non-destructive readout test, if the memory
overflow monitor was on before access, the monitor should go off
during the readout and be re-asserted at the end of the data transfer..
7) Input Data Synchronizing Controls: The buffer memory system must
be tested to ensure that it can accept incoming data beginning with any
input clock pulse, regardless of position relative to the CCD start
address or the CCD timing chain trigger interval. However, input data
will be lost if the data input starts during a READ operation. The
custom memory exerciser has the capability of initiating the test data
stream during any preselected CCD virtual address and during any input
clocking interval between CCD T.C. trigger pulses, which are denoted
on the memory exerciser as start phases 00, 01, 02, or 03. It is
particularly important to test the system with input data that begins
while the VA = 0 signal is asserted, since this signal is involved
in a great proportion of the system timing controls. Testing is
adequate if the start of data location test is repeated for each
of the 4 input clock phases during CCD virtual addresses 255, 0,
and 1. Timing controls operate identically for start points in all
CCD virtual address locations other than VA = 0.
5.1.3 SXstem Limitations Tests
The system limitations are defined by the upper and lower limits of
data access frequencies, the clock and data levels, and the power supply
range that permits operation over the specified frequency range. Each
of the parameters which affect the limitations listed above should be
adjusted to determine system performance capabilities.
(a) Data access frequencies: The data access frequency limitations
are defined by the CCD clock timing, the tithing chain trigger frequency,
the timing chain, trigger pulse width, and the RAM WE pulse width.
Each of the pulse widths should be.reduced to the minimum width that
will permit system operation at the nominal CCD power supply operating
point of VDD = +10 VDC and VBB = -3 VDC. Since the 03 clock pulse
width varies according to clocking frequency, the minimum 03 width
will determine the maximum trigger frequency. The minimum frequency
will be determined either by the CCD refresh tithing interval require-
ment or the idle frequency controls.
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(b) Data and clock levels: Since the system inputs are required to
be TTL compatible, the system should be tested with data and clocking
logic ONE levels at both 2.4V and 5.OV. The input clock pulse width
may also be varied to determine its limits.
.(c) Power supply range: After.satisfactory system performance.has
been achieved at the nominal CCD operating point, V	 +10V, VDD	 BE
-3V, f-' a each of the power supplies are adjusted until system errors
appear. Asuitable test pattern for this test is a pseudo-random
pattern of full memory capacity test. A range plot, sometimes called
a Schmoo plot, care, be drawn to show the range of operation.
5.2 Test Results
5.2.1 Memory System Functional Test Results
Each of the functional tests was performed on the -memory system.
Although a number of faults were detected with these tests ., the faults
have all been isolated and corrected. At a nominal 600 XHz input clock
frequency, with all inputs at standard TTL logic levels, and with V DD
+10 V, V cc = +5V, and V BB = -3V, the system now passes all the functional
tests. Both WRITE and READ operations have been verified. . Data .has been
retained in the idle mode during a 24 hour test. All test data, regard-
less of pattern or length, can be stored and retrieved from the memory
system. Memory integrity has been verified by using the block address
code insertion into the data pattern, by the single bit pattern, and by
the pseudo-random pattern test. All memory blocks can be accessed in-
dividually or in ordered sets. Access can be made either in AUTO or MANUAL
select mode. Both destructive and non-destructive readout operations can be
performed. It has been verified that incoming data can be accepted at
any time without loss of any bits unless tha data begins during a READ
operation.. Only data that arrives during idle mode: or at the end of the
READ cycle will be retained. A READ -request that is initiated during
a WRITE operation does not affect incoming data.
5.2.2 System, Limitation Test Results
When the CCD clock timing parameters and the R24M WE pulse were adjusted
to the minimum values as listed in Table 5-1, the system could be operated
t
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with clock rates from approximately 120 KHz to 4.25 BHz. To allow operating
tolerances, the memory system frequency range is specified to be 150 KHz
to 4.0 MHz. The input clock pulse is required to be a minimum of 35 nsec.
wide to operate the system.
Timing Parameter*	Minimum Timing (nsec.)
T.C. Trigger (03 - 02 reset)	 160
02
	
330
02 - 01 overlap	 100
01	 135
01 - 02 overlap	 95
03 delay	 290
03	 130
RAM WE pulse (LO true) 	 180
*See Appendix A for timing diagram
Table 5-1 Minimum Timing Parameters
All system inputs were demonstrated to accept TTL logic Levels. The
range of system operation as a function of both CCD power supplies and
frequency is shown iu fig. 5-1. Some evidence was uncovered during debugging
indicated that the upper frequency limit was caused by the RAM frequency
limit, rather than the CCD's. A READ operation was successful at over
4.5 MHz. Although the system will operate with lower power dissipation at
VDD - +10V and V$B s -3V, the tolerance allowable on the power supplies was
found to be relatively small. Wider operating margins, at the cost of
greater power dissipation, are possible if VDg = +12V and VBB 4 -5V are
selected as the supply voltages.
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5.2.3 Additional Comments on CCD Performance
In the course of system testing and debugging, a number of unsuspected
characteristics of the CCD memory chips were uncovered.
1) The memory system was originally designed to keep the CCD clock
level static to those memory banks which did not contain active blocks.
The clocks would be maintained at those levels needed to keep driver
dissipation low, i.e., the 01 and 03 clocks would be kept high. The
power supply to the 02 driver, whose output would have to be in the
normally high-dissipations, low output state, could be gated to conserve
power. However, it was found that the CCD's would not accept input
data reliably unless they were clocked for nearly one shift register
recirculation., that is, 256 transfers. Hence, all memory banks, whether
actively retaining data or not, are clocked at 15 KHz t3 KHz during the
idle state.
In a memory system redesign, the clocks could be- controlled to
start 1 recirculation before a data transfer. Since the 01 and 03
drivers have such low duty cycles in the idle mode, there would be no
significant power saving by switching to a static mode. Only if power
supply gating to the 02 drivers were implemented would there be a driver
power dissipation saving. However, a speed penalty would probably be
incurred unless the power supply gating - which in itself must operate
with less power than the power to be saved - must be able to supply
the large charging current required for 02 operation. The system
clocking is presently tuned for 4 Ariz operation. If the power supply
gating is inefficient, the rise and. fall times of the 02 clock output
are increased, thereby reducing the maximum system clocking rate.
2) In the initial design, the 03 clock input to the CCD was also tied
to the CCD pin 8 (sense amp data output) to achieve an on-chip data
sample and huld. This would save an external data buffer register.
For a single CCD memory this feature works properly. However, if the
data outputs of several devices are wire--ORed, then if the last output
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bit from one device is LOW (and CE is inhibited) then the output node
remains LOW and will not recover for several clocking intervals, thereby
possibly causing errors in the data outputs from other devices. This
fault was corrected by tying the pin 8 of each CCD to DD instead of
03. The output node then recovers at the beginning of the next 02
interval. Since data is no longer maintained with an internal sample
and hold, and external data buffer has been added. Output data is strobed
into the buffer approximately 150 nsec. after the rise of 03. Thie
solution also overcame the CCD characteristic that is described below.
3) In most memory systems, the 03 clock could be expected to operate
with a fixed pulse width. Since power consumption in a clock driver
is reduced when the driver output is high, the 03 clocks in the buffer
memory system were designed to have a variable pulse width. As the
system frequency is reduced, the 03 pulse width stretches. Output data
is specified to be valid till the end of the 03 clocking period. However,
it was found that the data output from some devices reverted to the HIGH
state after a few microseconds. This phenomenon appears to be related to
the track used to store data and to the proximity of the power supply
operating point to the edge of the CCD range of operation curve. There
wo-2.ld . be no error at high frequencies or if the data output would normally
be HIGH. This condition was easily overcome by the extra data output buffer
mentioned above.
I	
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Vi. FURTHER DEVELOPMENT
6.0 Introduction
The current feasibili<y design has demonstrated that CCD's can be applied
advantageously to the problem of low power digital storage and particularly to
the problem of interfacing widely very data rates. Undoubtedly much of the
benefit related to using CCD's as opposed even to devices such as a low .power
RAM lies in the amount of data that can be stored that does not require direct
interaction with on-chip or off-chip peripheral circuitry. Each stored bit of
RAM must be. fetched by addressing its location via peripheral, circuitry, whereas
the data stored in each CCD block automatically arrives at the output port with-
out any direct action other than clocking being required. Storage is affected
in a similar fashion. Therefore a simple counter with no direct interaction
with the CCD's is sufficient to supervise the location of all bits within a
data block.
Mass or "bulk" data storage is presently generally configured in serial
form and usually comprises magnetic media, namely disc or tape. Each of these
place limitations in terms of access speed, data bandwidth capability, and
power, these systems being electromechanical in operation.. Magnetic bubble
memory overcomes the latter objection but still presents bandwidth and access
speed limitations. Therefore, any consideration of COD's as a memory medium
must take into account the total system objectives. It is feasible to consider
a bulk memory consisting either totally of CCD memory or alternately consisting
of a combination of two media, such as CCD and magnetic bubble, or CCD and RAM,
to combine speed with low power as in the system herein described.
It is apparent that the present study and prototype system is centered
around relatively long term storage of sequentially arriving data, in fact a
data recorder, and that continuous high speed access or high speed recovery
of stored data is not the highest priority. Therefore, a combination of two
storage media in an optimized fashion is economically sound. There are a number
of options to be considered when accessing future system architectures:
lr
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(1) utilization of the present memory device or its direct successor,
and optimizing the system architecture,
(2) utilizing the latest advances in CCD memory device design,
or (3) configuring a specific device architecture to optimize the system
design.
Each of the options will be evaluated in discussions concerning both expanded
versions of the prototype buffer memory system and related CCD memory system
architectures.
-3.1 Further Development of Present Buffer Memory Configuration
The present memory system is a prototype feasibility model of limited
memory capacity and contains features that can either be simplified or augmented
in a future CCD memory system. A larger system of the same form with a capacity
of, say, l M-bit to 10 M-bits is considered to be feasible. here a number of
options which can be made in an expansion of the present memory configuration
are discussed.
The current design provides for access to any ordered set of memory blocks
,0-thin the 32 available. Completely random access to the blocks can be made
only by successive transfer requests to individual data blocks. Some time to
set up the request and address synchronization is needed between transfers.
Although this limitation is probably not serious in the readout mode, it co
be detrimental to storage of a long data input stream. It is recommended t
an expanded memory system be based or computer control, both to provide cot
randomness of data block selection and to optimize the peripheral hardware.
The hardware that is.presently used to identify and control blocks in use a
address decoding logic would then be completely eliminated. The system, pi
sumiug the same general specifications concerning data rate, etc., would tY
reduce to the clock drive circuits, the storage devices, the output buffer,
the input pre-buffer comprising the. high-speed RAM's. This represents a
tremendous simplification in memory system hardware and for any expanded s)
r
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must be considered essential to the economic viability of such a buffer
memory system. The use of high speed bipolar microprocessors, or perhaps
even existing MOO microprocessors of the 8080A variety would permit control
of a memory system orders of magnitude larger than the present model.
Possibly this would render the use of a different memory medium such as
magnetic bubbles for the long term storage less attractive than would at
first appear. Conversely present day microprocessors conceivably have the
speed and power to affect control over a complete dual media memory system.
Assuming sequentially arriving data streams at varying data gates, the
requirement to capture and store these "blocks" of information for subsequent
use or transmission would be met by the identification by the microprocessor
of an available memory block. The block size can change from the present 4K
size. With the existing configuration which uses 8K CCD's and 4-way multi-
plexing, the block size can vary from 1K to 32K. The microprocessor would
store the status of the data blocks and, if necessary, some pertinent
information relating to the material content of each data block so that
recall can be affected, under program control, according to the type of
information required, the data source, or even the time of data capture. A
substantial portion of the input pre--buffer, such as the RAM buffer, could
be eliminated if the microprocessor were to store the CCD virtual addr-ss
concurrent with the start of the block transfer. There would be no need
to wait for the CCD zero virtual address before starting the CCD input
transfer. Output transfers would begin when the block virtual address
matched the stored start address.
For a large system, expansion should be by duplication of the basic
memory module - including clock controls and virtual address circuitry -
rather than by simply expanding the number of banks in a system. This is
necessary to maintain minimum power dissipation since all non--accessed banks
in the memory module are called upon to operate at one quarter of the c^.ock
frequency of any bank that is accessed; this obviously increases the power
drain at higher clock rates. Allowing duplicated complete subsystems to
remain at idle rate while data is being transfered in or out of an accessed
,r
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bank in one subsystem ensures minimum power dissipation. It may also be
noted that peripheral hardware does not increase proportionally to increased
memory capacity. Therefore, in a large memory system, particularly one that
is partitioned into several memory modules, the average power dissipation
per bit is reduced substantially both in idle and transfer modes.
No mention has yet been made of the possibility of providing parallel,
data streams. Duplication in a parallel fashion of the subsystem as described
above can provide multiple channel parallel data transfer into and out of the
memory. Under program control, the system could handle either single channel
serial data or parallel format w..rd transfers. Thus, 8 subsystems in parallel
would permit a maximum of 32 M-bits/second data transfer rate.
5.2 Application of Advanced CCD Xemory Device Configurations
It now remains to examine the potential of different CCD memory device
configurations to the application of expanded memory systems. The present BNR
CCD memory device organization is in many respects particularly' suited to the
application. Considering low power in the "idle" mode to be the highest
priority then the refresh of data within the device every 32 clock pulses
permits extremely low clock frequencies to be used with a consequent power
benefit. Any dynamic semiconductor has an inherent storage period without
refresh of approximately 2 cosec. at room temperature. This figure is deter-
mined b allox;iing between one and two orders of magnitude margin for dark
current saturation, thus most devices will retain data for 50 to 200 msecs.
before false data bits are detected. By refreshing data more frequently
(i.e. fewer clock cycles between refresh) on the devise an overall lower idle
power is required. It is feasible to consider 16K CCD's of the same organi-
zation, and indeed there is in the market now a device very similar in
organization to the BNR device, the Intel 2316 16K bit CCD. However, this
devices is not as simple to use and requires extensive peripheral circuitry,
thus detracting from the appeal of its potential low power performance. Tt
would be quite feasible to modify the present 8K design to reduce the size and
increase the total storage to 16K bits at the same time retaining the inherent
low power operation consistent with the basic 32 bit between refresh mode.
f
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Long term retention of data with the present system represents no pro-
blem and it can easily be shown that much of the circuitry presently devoted
to control, during idle operation can be fabricated in custom CMOS, thereby
drawing negligible system power. Circuit developments in industry have now
produced clock drivers with low D.C. power dissipation leaving the fundamental
_CV2f product as the prime pow.Lr dissipation component.
Computer memory systems have one overriding criterion, they must cost
as little as possible. Thus CCD memory device design has concentrated on
maximizing density and secondarily providing higher operating speeds and low
power. A new architecture recently proposed and developed-by Bell-Northern
Research uses a form of data multiplexing to increase the memory density while
at the same time making on-chip drive of that memory feasible. This is the
serial-parallel-serial (SPS) structure described in Appendix G. One drawback
of this design in the present system context is the reduction in dynamic
range of data rates which can be handled. Whereas the 8K CCD was optimum from
the point of view of offering at least a two decade range of data rates, this
is not possible with the SPS structure. The two limitations are:
(1) Lipper data rate.
The speed with which a CCD shift register will run and the clock
power required to drive it at that speed.
(2) Lower data rate.
The time for which data is stored on chip between refresh.
With the 1 .5K CCD, the input and output high speed shift registers (presently
specified at 10 MHz) place the limitation on the upper data rate, whereas the
bulk memory array size determines the limitation of the lower data rate. (The
16K CCD having 4K bits of storage in the bulk means a nominal 2 MHz lower data
rate for 2 moec. storage time. Actually the device is specified at 1 MHz
permitting 4 cosec, data storage.) Reducing the number of the storage elements
between refresh would improve this range down to the present 8K with 32 bits
between refresh which allows approximately 10 KHz as a lower data rate.
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However, there is of course a penalty in terms of area per bit due to the
increased tomb er of refresh amplifiers required by the 8K CCD,
Implementation of a buffer memory using the 16K CCD can be accomplished
with substantial improvement in overall. performance. An upper frequency limit
of the data rate, 5 MHz, can easily be met by direct interfacing of the CCD
memory device. The time taken for the memory to recirculate at high speed
is 400 psec. This, therefore, is the worst case delay for which arriving data
would require buffering before being written into the CCD memory. Thus a
simple, small serial buffer is all that is required to interface a low speed
data stream to the storage device. Various multiplexing schemes are feasible
using this device to both increase the high data rate or reduce the lower data
rate consistent with low power operation of the device.
If the requirement is restricted to capture of high speed data and recall
of that rata subsequently at that data rate or lower (say down to 150 KHz for
bubble memory compatibility), then a simplified design will suffice with two
shift registers, one for data storage, and the second taking data from the
first for output buffering. Each shift register has separate clocking.
In the present 16K CCD organization, each device has four inputs and four
outputs, therefore by using a four bit buffer a data rate of up to 40 KHz
could be captured in one device. If this is not a desirable feature then
possibly either a simple modification of the design to permit only a single
input and output or the provision of a two bit address and control of
individual 4K block write/recirculate-lines may be preferred. A redesign of
the present 16K could also dramatically reduce the present quiescent power
dissipation which is due to a number of timing overlaps on dynamic gates.
Present day technology can achieve. smaller 16K designs or 64K designs,
thereby again reducing the eparating power per bit associated with the bulk
memory CV2f.product and the overhead D.C. power dissipation..
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The design of a 1 - 10M bit memory buffer could be implemented equally
well either using the present 8K CCD organization or the very different 16K
CCD organization. The trade-off is between data bandwidth range and low idle
power. Low idle power becomes a problem only if the CCD is the only memory
medium being used. If non-volatile memory such as bubble is to be used for i
the longer term (minutes and hours), then low power during capture and
transfer is more important because the CCD memory will become inoperative for
the majority of the time, thereby having close to zero dissipation.
5.3 Other CCD Memory System Configurations
Alternate memory system co-a-figurations can be suggested from the feasi-
bility model. Rather than a system expansion, a relatively simple data
recorder can be envisioned. A minimum block size of IK--bits with purely
sequential block access can be used as a tape recorder replacement. If
some data loss can be. tolerated either at the beginning or end of
.
a. trans-
mission - such as with a tape recorder - no complex data synchronizing logic
is required. If the data bandwidth were restricted to 10 KHz to 1 xNJIz, then
no data multiplexing or idle control circuitry is needed. Only CCD clocking
logic, virtual address counter, and an address pointer is needed. In this
frequency range, the 8K CCD or an expanded 16K device could be used with a
minimum block size of 256 bits. The amount of data lost at either end of a
transmission is reduced by having a small block size.
If the data recorder application called for higher data rate capture
and a larger storage-: capacity, the SPS memory structure with 4K-bit blocks
would probably bc- more feasible. Proposals are in hand to examine and
design a 64K-bit high density CCD memory using an organization very similar 	 r
to the present 16K CCD. It -s expected that . such a device would exhibit
less than 5 uW/bit power dissipation at _nigh speed operation and less than
PW/bit at low data rates. Special consideration would be given to widening
the data bandwidth and reducing idle power by suJtable re-organization of the
r
fundamental memory block size - presently 2K-bits. This could be reduced to
1K--bit. Access time could be improved and both idle power and speed reduced.
161.
,It is necessary to consider each system requirement in detail before
arriving at any decision regarding the storage device. Consider an appli-
cation requiring capture and storage of very low speed data, say <1 KHz.
Two implementations will be discussed.
(a) Use of BNR 8K CCD.
The use of the present 8K CCD or a redesigned 16K CCD retaining the
same configuration can be achieved with the memory cycling continuously
at the low power or idle rate, say 10 KHz clock rate. Thus with a 256 bit
register the time for all registers to recirculate is nominally 25 msecs.
Therefore a maximum of 25 data bits can arrive in the recirculation interval.
Two 25 bit data buffers are then required to interface incoming data with
the appropriate timing and control logic to route the output of each shift
register alternately to the correct register and location within each
register of the CCD memory bank.
(b) Use of 16K SPS Memory.
If the lower clock rate of this device is nominally 1 MHz, then a
maximum of fcur data bits can be buffered during the recirculation time
within the 4K sections which make up the 16K. Thus, a four bat parallel
input into any selected 16K device can be effected when the 4 bit input
buffer becomes full. Due to the greatly reduced input clock capacitance of
this device compared to the 8K CCD, low power CMOS drivers can be used thus
maintaining total system power below 1 pwatt/bit.
5.4 Conclusions
A number of possible CCD memory system developments have been suggested.
It is apparent that the capacity of a CCD system could be expanded by orders
of magnitude with a substantial reduction in the power dissipation per bit.
The data bandwidth capability could be extended upwards by increased levels
of multiplexing or by providing for parallel data I/0. A modification of
the input buffer would extend the lower frequency limit to any arbitrary
value. The most ;beneficial, near-term s6lution to the problem of optimum. low
{A
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cost, low power, wide bandwidth data recording for airborne or satellite use
is judged to be an extension of the basic principles demonstrated in the
assembled feasibility system. However, the optimum device configuration
relating peripheral circuit area to storage area is met using the 4K block
size on the SPS structure. Therefore, it is recommended that further
developments incorporate devices similar to the BNK I6K CCD to yield flexible,
self-contained data recorders stems.Y	 .
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CC8M03	 8192 - BIT CCD DECODED MEMORY CHIP - PRELIMINARY DATA
CHIP n-channel. CCD, dimensions 178 x 168 mils
ORGANIZATION 32 tracks (loops), 256 serial bits per track;
random access to any track- within one bit-time.
INPUT/OUTPUT Sequential Read/Write during single bit-time; output
occurs within one bit-time of applying address.	 Input
data replaces the data which was read out during the
previous clock period.
PACKAGE 22-pin dual-in-line; 16 active terminals, (see Figure l).
and clocks: `1' ^ 2'
	 ^ 3
TERMINALS d.c.:	 GND, VDD, VBB
control: CE (chip enable); Al_ to A5 (track address);
W (write) .
data:	 DI (input), DO (output for sense amplifiers), 	 DO
output for TTL).
TLXING DIAGRAM Output data becomes valid during ^3 high level while CE
(see Figure 2) is high; state of W has no influence on output. 	 Input
data must be applied during ^2 high level, and must be
maintained until after	 ^2 goes mow.	 The states of CE
and of the address decoder outputs are sampled on-chip
during	 c	 high level for control of writing during ^
high level if W is high at that time.	 Therefore, input
data always replaces the data read out during the previous
high level, even if the address has changed and/or CE
figs gone low":--This permits the-swapping--or- modificatio-n_
of complete blocks of data without any unproductive clock
periods.
OPERATING Voltages are :relative to G17D.
CONDITIONS VDD:	 8 to 14 volts, VBB :	 -1 to -7 volts.
CLOCKS, CE, ADDRESS, W:
	
HIGH level = VDD + 1 volt
LOW level	 = 0 to 0.8 volts
(CE HIGH level may be as low as VDD - 3 volts
data input:	 HIGH level'= 4 to 14 volts
LOW	 level = 0 to 0.8 volts
x
r
.- x
rA-2
r^
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x^
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CHAP-4CTERISTICS	 DATA OUT to sense limpi if.ier:
HIGH level: 2 mA :a.1 nimum into 100 ohms to ground
LOW level : 10;., ztximum into 100 ohms to ground
DATA OUT to TTL:
HIGH level: equals external pull-up vc1tage
LO:4 level : 0.4V maximum when driving one worst-
ca:;e TTL load in parallel with 3 kilohm pull-up
resistors; (connect pin 8 to VDD to enable
DATA OUT)
CAPACITANCES	 ¢1 and ¢2 lines: each 700 pf maximum under worst-case
conditions;
^ line: 150 pf maximum;
2DR£SS lines: each 5 pf maximum;
CE line: each 10 of maximum:
W, DATA IN lines: each 3 pf, maximum;
DATA OUT, DATA OUT lines: each 3 pf when CE is LOW
DC CURRENT DRAIN	 V line 3 mA maximum, (CE HIGH); b mA maximum, during
¢3 HIGH level (CE HIGH); 1 mA maximum (CE LOW)line: 2 mA maximum (CE HIGH only) during ¢ HIGH
level. No other significant d.c. current drain.
NOTE Address HIGH level may be reduced to 5 volts for lower
power operation with some reduction in operating range
and performance.
RVrRO DUCIl3^I(;E^IS OF THE
oRT =_
IHIGH	 LOW
8 to 14 volts
VDD + 1 volt
4 to 14 volts
2 mA @ R  - 1005
EXTERNAL PULLUP
-1 to	 7 volts
0 to 0.8 volts
0 to 0.8 volts
10 uA @ RL= 1005
0.4 volts
TIME (n s)
MIN TYP
90
100
25
100
0
140
100
80
50
50
80
MAXi
i
a
OPERATING CHARACTERISTICS
A- 3
PARAMETER
i
VDD
I	 VBB
i
clocks, Al to A5 , CE, W
Data Input
Data Output - Sense amp
Data Output - TTL
PARAMETER
t  $l clock low level duration
t2 
^2 
set-up time
t  ^l or 
^2 
clock transition time
t3 ^3 width
t 0 overlap time between ^1 and ^2 high levels
t  decode time
t  input lead time
t  write command hold time
t  data input hold time
tDl data output delay time (pin 8)
tD2 data output delay time (pin 7)
K
A-4
do	 0.4 inch
	
V88 1	 (M	 22 NC
	
NC 2
	
21 NC
	
q2 3	 20 A3
	
Al 4	 19 A4
	
DND 5	 16 A5
	
Data IN	 6	 17 Write	 1.07 inch
	
TTL. Data 7	 16 Chip
	Out	 Enable
	
Sense-Amp$	 152Data Out
VDD	 9	 14 01
	
03 1 0	 13 NC
	
NC 11	 12 NC
FIGURE 1
Package and Pin Connections
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STANLEY P. ROSENBAUM AND J. TERRY CAVES
Absrrmrer—Design data and experiments! characteristics are given on
an 8192 -bit n- humel chazgecoupled memory device, intended for ap-
plications requiring stoma latency than ordinary MOS shift registers or
fixed -head disks and at potentially lower cost than either MOS shift
registers or random -access mcmories This was achieved by dividing the
array into 32 rne.-nory blacks of 256 bits each, with addressable, ran-
dom acceau to any block, permitting average latency of apprexinuteiy
100 µs. A two,4evel overlapping polysWcon gate process was used, with
conservative design tolerances- Power dissipation on-chip, plus capaci-
tive drive power during data access at 1 MHz is approximately 250 mW,
and less than 5 m1V during standby at 20 kHz with data retention.
1. INTRODUCTION
HE 8192-bit (8K) n-channel charge-coupled device (C'D)
to be described here was designed for applications requir-
ing shorter latency than ordinary MOS shift resisters or
fixed-head disks and drums, with low standby power so as to
minimize the disadvantage of memory volatility, and at poten-
tially lower cost than either shift registers or MOS random ac-
cess memories. Conservative tolerances were used, suitable for
present-day manufacturing techniques.
A two-Ievel overlapping polysiicon-gate process was used,
the saute as used for a 4K serial memory CCD which has been
described by Ibrahim and Sellars [1] . Whereas that 4K device
made use of ratio-type bootstrapped inverters ffor charge re-
generation, the increased packing density required for an 8K
chip was made possible by providing charge regeneration cir-
cuits of higher sensitivity, which allowed t11e use of CCD elec.
trodes of smaller area. This was achieved by using ratioless
dynamic I.iOS circuitry, which kept the sensing node capaci-
tances to a minimum,, and eliminated do power drain.
To shorten the latency the array was divided into 32 mem-
ory blocks (tracks) of 256 bits each, with addressable,'random
access to any block through an on-chip decoder. The device
was designed to provide data transfer rates up to 2 MHz, but
with do power dissipation .c^ Lnlmized, so that at low frequency
the power demands of the chip would be snail. The lowest
possible standby or "idling" potter was considered to be an
Manusript mcaiyed Aprl 29, 075; revised June 19, 19'S. This
work was supported in part by L' e Defence Research Board of Canada
underits Defence Irdusr.-ial Research ?rograrn.
Tha authors a:e with Beil-Northern Re xar_-h, Ottawa, Ont., Canada.
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Fig. 1. Overall chip o ,anizaLon: %ChLmatic diagram-
important requirement, sothat the deice could be useful for
data retention over Iong periods. Since this requires a low
clock frequency, and to improve the device capability in this
respect, charge regenerators were provided at more frequent
intervals than would othenvise be needid.
This device is basically, apart from minor rnodifications, as
previously described by the present authors [2] .
11. CHIP ORGANIZATION AND CizcuiT DESIGN
A. Lh,erall Cnip Cra_nilarion
The organization of the chip into 32 memory blocks or
"tracks" of 256 bits each, as shown in Fig. I, provides random
access to any track by on-chip decoding of a 5-digit addre; s. A
chip enable (CE) input aL'ows the data input and data output
terminals of a number of devices to be OR-tied to common
buses, including the use of a combined 110 bus if required. A
CE LOW state shuts off the power dissipation in the peripheral
circuits.
The storage array electrodes are connected so that all tracks
are clocked together, which calls for high-power diski; at?on
when fast data access is required, but provides important ad-
vuta_es. One advantage is economy in area, sine additional
area would be required for providing individual clock connec-
tions and steering circuitr/. Another advantage is that the
data in aII track--s are refreshed simultaneously, with no need
:or pe^odic a d dres!•ng of individual t Wicks. For this reason,
the CE input was arranged to affect only the pe ripheral c::-
cuitry revolved in data transfer, so that the c:tip may be
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Fig. 2. Logic diagram forore track of 2S6 bits, and common peripheral
circuits.
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clocked at a suitable Iow idling frequency without addressing
any track, to maintain data during standby operation. Tlua
brings the further advantage that the mi.vmum idling fre-
quency is determined by the average leakage current of all the
storage locations on each track, rather than the current at the
highest leaking location, which may be an order of magnitude
higher in typical as opposed to specially selected chips. A dis-
advantage of clocking'all tracks together is the high.capacitance
which must be driven, am, ounting to as much as 700 pF for
each of th° two principal clock phases, much of this consisting
of interelectrode capacitance and active charge-transfer capaci-
tance, between the two pha.-es. 'This places an economic
penalty on high-clock frequencies, regardless of any inherent
limitations of the design.
For large block sizes, considerable clock power and also
chip area could be saved by using a multipiexed data flow or-
ganization such as serial-parallel-serial (SPS), but this would
have offered no advantage for a blu,. size as small as 256 bits.
A s:quential read/modify/write operation was chosen, so that
page-swapping and sirrilar data handling techniques were avail-
able if required.
In Fig. 2 is shown the organization of a single track, con-
nected to the decoder and to the input and output circuits.
Each track is a recirculating serial memory or loop,:sl de up of
rivo parallel rows of 128 bits each. The input and output cir-
cuits connect into the serzl loop at different roints, separated
by a 1-bit delay section. This delay is a convenience which
provides more time for the read/rnodify/writs operation, and
also simplifies the read/wnte control circuitry, which other-
wise would require several additionai MOS transistors for each
track. In addition to the 1-bit section, each. row is broken into
a 31-bit and three 32-bit section- so that d data ca the chip
are .e3enerated after 32 clock cycles. This allows for lower
idling, frequency and therefore lower power, the funda-
mentol i,'_iin; powe r, is that which is required to transfer A
data through a chargr, regeneration stage in time to prevent
errors eavxd by leakage currents. For geometrical reasons
of layout, botl`t of the I28-bit rows nave the same arrange-
07
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Fig. 3. Timing sequence for clocks, control six-lals, and data.
meat, including a 1-bit section, which also evens out the num-
jar of logic inversions as tie data make a complete circuit.
It may be seen in F;;. 2 th:l' sarnplc-and-hold or "I-bit"
delay., are provided in several places outside the recirculating
loops. Bearing thes_} in mind, and aiso by reference to the
timing sequence shown in Fig. 3, the read/modify/write op-
eration can be followed. Also shown in Fig. 3 for later ref.
erence are the two main clock waveforms, ¢ 1 , ¢2 and the
auxiliary clock 0 ? , all sLppiied from offtilZip, and the reset
cloth ^k , which is generated ortihio. the existence of CE
HIGH at the start of any cycle n cause s decoding of the 5-bit
track address, and the ap pearance of an ou'Lput data bit after
a delay which is regulated by the time delay between 6 2 OFF
and ¢3 ON. The state of CE is sampled durin3 ¢a O,^r jterr eu
srored chin enzble or (SCE)t by the data input butter and by
the write control circuitry. A high-level SCE. will permit wri t-
ing at the start of the next cvcl= n - 1. The input data bit is
sarnpled at that tine, and ii a decis:cn is rn ade to write, the
Lip= data bit reel.-ices Lhe bit which was rear: out during cycle
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Fig. 4. Basic me-nor , call: (a) plan view and (b) cross section.
,t. To ensure that thi- always occurs, even,,  when a different track
rind/o- different chip may have bear, selected for readout dur-
ing periad n + I, the output nodes of the track decoder are
also sampled during 03, Orr, providing stored decode (SD) func-
tions, as represented by the --bit delay S?3 in Fig. 2.
B. Easic Memory Cell
Plan and cross-sectional illustrations of the basic memory
cell are given in Fig. 4. Pclysi7icon electrodes were pres`erred
for both upper and lower levels, because they provide stable,
predictable tt_,esholds, and because they can be photoengraved
to close tolerances more easily than aluminum. A further ad-
vantage, for the type of device organization chosen, was that
aluminu.-t conductors could be situated over the polysilieon
electrodes, to transmit data from the output of each end-of.
row charge regeneration stage back to the starting side of the
array, all transfer of charge being Ln one direction. This
avoided the use of a serpentine or ganization to transfer charge
in opposite dire.tions a adjacent rows, requiring electrode
crossovers and resulting extra area and coupling capacitances.
Two-phase overla pping clocks, shown as ¢ i and ,^: in Fig. 3
were chosen to operate tFe basic merrory array, 4-ie auxiliary
clock c53 not being involved in clocking the basic cell. AI-
thou3it the quantity of charge which can be handled by two.
phase clocks is stnaller than that possible by four-phase clocks,
the two-phase clocks are simpler, and Lnterelectrode coupling
effects ar- minunized, which was an important consideration
for the clocking of appreciable capacitance at frequencies up
to 2 MHz.
The cell dimensions were chosen with regard to normal man-
ufacturirg tolerances in MOS processing, and also with regard
to the need for providing suffic ient charge for operating the
charge regenerators with adequate martins and satisfactory
yield.
C. Desim Considerations for CCD Arrays
Normai two-phase o peration of a CCD ::sin; overlapping
clocks has been thoroug dy disc'.rssed by various authors (31,
[4] . Input and out put conditions suitable for digital opera-
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Fig. S. tbare launching structure in cross section.
tion have been less thorov g. hlv discussed, and it may be in
order to summarize here the following considerations which
govern the correct martin s-elation of charge.
1) Charge Laurrhing: The quantity of charge which is
launched must be properly controlled; too large a ;quantity
causes serious drop in transfer efficiency and resulting errors.
2} Otarge Transfer: In the present device the charge is
regenerated after at most 32 bits (64 transfers) to minimise
idling power, so that with proper input charge control the
transfer losses are very small, with no need for special mea-
sures such as bias charge (fat zero) operation.
3) Charge Storage: Low-leakage currents are desired, since
these determine i ze allowable storage time and hence, in con-
junction with &, number of transfers re quired to refresh all
the data, detenr i ie the idling power.
4) Charge Sensing. Rad-cless dynamic BIOS techniques are
preferable, since the transistor which evaluates Lie state of the
wr:sing node can then be of minimum area, rmnLrwzung the
total node capacitance and providing a satisfactory voltage
swing foi a given small quantity of charge.
5) Chirge Disposal: If the sensing node is re q uired to be or
could incidentally be driven below MGS tlac:.hold voltage by
the transfer of charge, this potential mr.y be Iower that the
surface potential under the last CCD traisfer gate. This raises
the possibility th it some charge may run back into the last
store whe- this is again, clocked high, so &grading the noise
margin if the last store should in fact be storing a zero level of
charge. A good way to prevent this is to reset the sensing node
before the last store is again clocked "nigh.
D. CnaroeL-aurcl,irgmtdRege,wrceionCircuirs
The structure used for launching and initial transfer is shown.
in Fig. S. Charge is made ava-s able by the source diode So,
which is held at ground potential at time of Iaunching. A
launch timing gate Ti is driven from the auxiliary clock 03, and
allows launching while the )ust store Sr is at tLig)i level (¢r
clock) but within the t i;ne that the second store S: (¢- clock)
and its asso:iated transfer gate Tz are low. This tirr:,ng restric-
tion ensures that the amount of charge is controlled only by
the first store, with no charge bein? per pitted to enter the
second store until launching has been inhibited by turn off of
03. Data control gate D is driven from the p^cvzom charge
tegeneratton stage, and its state duri.^.g ¢3 o,, determines
whether charge is launched. No prrvLion was made for a bia_G
charge, and this is not needed since the mix.L—num number of
transfers from launching  to re generation is only 64.
Since Si receives in equilibrium c:arg° from the grounded
source, this quantity of ehar<_e would be too great to be handle d
by two-phase clocking of the main CCD Lhift register elec-
trcdes, if S i had equal area to the other electrodes. To con-
i
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Fig. 7. End-row chargt re3enration circuit xhernatk diagram.
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Fig. 6. In-row ch=7g, mgcncration structure in cross sccL:on.
ft
Fig. S. Rext clock ge:ierator: circuit schemaeie dia&ram.
trol &.,- charge to a suitable level, S1 was made about SC per-
cent smaller in area than the others. As Fig. 5 indicates, the
source is not held constant at ground potential but is driven
from clock ¢. S . The purpose of this is explained below, and is
not for the purpose of "skimming" the charge in S1 to the
level set by the barrier notentiai under T1 i as is sometimes
done. Skimming does not occur, t acame T i shvts off with '¢3
before the potential on So rises ab ,:ve ground potential.
ihi structure used for the in-row regeneration of charge fF
shown in Fig. 6. When ¢. turns off', the last store 564 dumps
charge into the sensing node NS composed of s°nsing diode
SD and data control gate D. Earlier dumping than this is pre-
vented by the barrier potential of the last transfer gate T63.
This gate is griven by ¢ 1 , although a do bias would serve
equally well. There is no risk that charge may run back from
NS into S64 , becaase rYS is reset to its high potential before
S64 is again clocked high.
The dumping of charge onto NS takes the potential of D
below threshold prior to ¢3 ox, thus inhibiting the launching
of chi rge into the next CCD section. If, however, no charge is
dumped irto NS , a full charge is launched into the next CCD
section, so that in-row regeneration involves logical inversion.
At the end of c- -h row a more powerful amplifier is required,
capable of driving the metallic return fine which is loaded by
more than 1-pF capacitance to the clock electrodes. Fig 7
shows a =chematfc diagram of the three-transistor circuit which
performs this function. Its operation is as fellows. When ¢2
rises, the internal rode N2 is precharged high through Q 2 , be-
cause the internal clock ¢2S has the same drnliig as ¢2 . Q3 is
eonductilLg, and clamps the data return line to the low level of
¢ 3 . When 02 turns off, Q. is shut off and -N2 conditionally
discharges to ground (¢2S low kvtl) providing Qt has not been
taken below threshold by the trans: ,tr of charge into Ns. The
data return li,• re is thus left floating at close to ground pots atial,
--td remains unaffected by the rise of ¢3 since Qr holds the
gate of Q3 at ground potential. If charge has been transferred
into Ns, N. remain:, charged, and the rising edge of ¢3 boot-
straps node N2 , allowing the data return line to rise to ¢3 ciock
high Ievel. Be,;ause of inversion between nodes Ns and N.,
and allowing for the inversion between the data control gate
and t? —, sensing node of each.. CCD section, there is an even
number of Six inversions per . row, or twelve inversions around
each recirculating loop.
At first sight it might seem that a truing h^^.ard exists, fn
the t N. could partially discharge while the charge was rM
being tra nsfered onto SD . This is not the case,  because charge
begins to transfer progressively as ¢. falls, and both theoreti-
cal and :xpe-rinental studies showed that no erroneous dis-
charging could occur if ¢2S had fie amplitude and tinting, with
fall time no z*rorter than 10 ns. In fact, the fail of ¢2S lags
slightly behind ¢., providing an it creased safety mar_ir1. This,
however, is a secondary benefit of using ¢:S rather than 02 - it-
self, the main purpose of generating ¢.s being to provide a
pulse which could be connected to all the source diodes also,
as shown in Figs. 5 and 6. The advanta;e of doing this is that
when ¢2S turns off it gives the same capacitive kick to the in-
row sensing nodes as to the end-row sensing nodes, ensuring
that they work together over the same range of operating con-
ditions. The ¢2 clock could have been used d irectly, but this
would have meant that the amount of charge launched would
have been sensitive to the ¢- level, whereas ¢2S is taken on-
chip to within a faw millivolts of ground during Iau=c ng.
Attention was paid to the uosroility of clock noise on the
data return lines, especially becz+rse they may be left floating
low at launching tine. However, Ois is not a problem, be-
cause the sig ilficartt clock edges occur whi le the lines arc
clamped low, except for the falling edge of ¢2 which gives an
unimportant small downward kick. No noticeable kicks are
contributed by ¢3 , since this ciock has quite ne_figible capaci-
tance to the data return Lines.
As previously mentioned, the sensing nodes are reset hfzh
before ¢2 HIGH. The reset clock ¢q is generated on-crip,
using a civmit shown schematically in Fig. &. Its operation is
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access is reQUir2d (CE tow) all significant power drain is
eliminated from the decoder and readout circuits.
F. Write Control Circ,rrtr^
enable (SCE) is high, i.e., +d' the need for data transfer was sensing node is controlled by the state of the data input bus.
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as fellows. Between *he fall of ¢ 2 and the rise of 0 3 , nodes
NI and Ns are love, node Ny is hs_h, and the output ¢p is
low. NI is charged high by the rise of ¢ 3 , and remains high
until the rise of ¢s . N,. high during ¢ ,3  and fats
with 0 .1 , causin g :Va to rise, bringing ¢;? high with it. Output
transistors Q6 and Q 7 provide high conductanceconductance paths which
E..4ddres.• ^ecodingard Data
The decoder is a NOR gate desi3n, as shown in Fig. 9 for a
representative memory tract:. All decoder output nodes ,such
as lVr in Fig. 9 are precharged high Burin; ¢Z HIGH, and seIec-
tion of the addressed node follows the fall of 02 ,311 unseiertad
nodes discharging to 0 .: To minim, ize power dissipation
the address inverters have low aspect ratios, and ririvc the de-
cec:er through capacitor-purnced bvaa' ers. 11ie data output
bus is precharged high during ¢z QN, and conditionally di,-
c,`targcd during ¢s oN by the readout Ar D gatr- Q3, Q 4 , and
Qs of the addressed track, according to the stoic of the data
return line- The state of the data ;,atput bus during ¢3
 
ON is
communicated to the data output terminal through an ampli-
fier which is pro •rided witl`t an optional latch. When no data
Referring to Fig. 10, the data input bus is precharged during
reset time by clad; pq, and conditionally discharged during
¢, i.3w if the data input terminal is high, and if srmred chip
wrt .
a^
's as'r
CE	 b
MIME
DELAY
signaled previously by holding, CE high during 0 3 HIGId. Tne
states on the decoder output nodes Nj are sampled Bari^.;
93 HIGH to provide the stores' decode si gnals 1Vsj . One of the
nodes cVsp will stare a high level, to identify one track for
writing, and to ensure 4:at this is the same track from which
readout was obtained Burin; ¢ 3 HIGH. The final L*]Struction
to write i.e made by ensuring that write enable (WE) is high at
the time that 0: falls. This instruction will only take effect of
SCiv is high; if it is, a:i internal write•stra'Ae clock ¢w is acti-
vated, and the state of the input data bus ,scar-tmu aeated to
the input node of the selected track via one of the .^.`» gates
such as is shown in Fig. 10, comprising transistcrs Q t and Q-.
The write-strobe clock is gent'rated by a one-shat timing cir-
cuit, based on a form of digital negative feedback through a
delay circuit, as shown schematically in Fig. 11. After 0..
¢w rises rapidly, to be shut off a gain as; 	 as the output of
the delay network has risen signiI:cantly above threshold.
The input :lade of each track is also rF:e sensing node of the
first 1-bit section. If no writing is conducted, the stars of t2he
seasintit Wade is deflnzd only by the transfer of charge from the
1-bit. However, when writing into the track, the state of the
i
3s
^i1
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Fig. 13. Photograph of 8K CCD r^^Tnory chip.
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Location of the principal circuit features is shown in Fig. 12,
and a photognph of the chip is shown ir. Fig. 13. The overall
chip dimensions of 178 X 168 rnil 2
 result in an average area of
3.6 and Ibit. Of this total, the active memory area accounts
for I.4 mil 2f bit, space between rows accounts for 0.45 mile/bit,
charge re g enerators account for 017 rail "/bit, and the decoder
accounts for 024 mil'/bit. The peripheral region of the chip
cort.-tins peripheral circuits, interconnections, bonding pads,
and Mused area, =,d together these account for 12 mil'/bit
of the total averse area. As is usual in low-threshold n-channel
1105 circuits, the SK CCD was designed to operate with a
negative do bias on the substrate reiative to MOS ground (Vss),
with clock low levels close to VSS . This provided the usual
beneficial effects on the 1105 circuitry, i.e., a conve—'er.t
working threshold of about 1-5 V under normal conditions of
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Fig. 14. Operational ran;e of power supply -voltages at room tempera-
tam under the data intesrity test, at dock rates of 10 kHz, 100 kHz,
and 1 VHi. For the particular devi ce illustrated the range was the
same set all three clock W,
00TRATIOMAL
Ma'am	 tn'c
We
79•C
-U'c
I	 _^^_ I	 i
a
EUZ7TRAT9 LIAE VOLTAGE
Fig. 15. Operational range of power supply veltases under data inteprity
test at a clock rate of 1 MHz, for various temperatures f.-om —S5°C to+is•C.
operation, and wider depletion layer thicknesses, re.ulting in
reduced nodal capacitances and consequently higher speed.
However, the effect of substrate bias on the threshold of the
upper level polysilicon CCD transfer gates is greater than on
the lower level storage electrodes and N10S gates, as a result of
the thicker dielectric and consequently greater bulk effect.
This was taken into account in choosing the dielectric thick-
ness, so that the proper threshold was obtained under working
conditions.
III. TEST REsum
uxperimenfal characterization has been conducted over a
rargc of conditions, using clock amplitudes from +6 V to
+15 V relative to VSS , clock rates from 100 Hz to greater than
2 NfHz, and temperatures from -55°C to 125°C. For most of
the tests, correct operation was proven at each operating
pci ii.. using a `data integrty test" based on the techniques
which hive been devised for random-access memories. For
this test, a background of zeros or ones was first written into
all 819? storage elements. Then, for each track in turn, a
single complementary bit (one or zero) was written into a
track, ai l d the complete contents of the memory were read
out and checked for L-itegrity. This complementary bit was
then remcvt:•d, before continuing with the next track. The
background was then reversed to the complementary state,
and the complete tes*. repeated. An example is shown in
Fig. 14 of the operating range of clock supply voltage versus
substrate bias ob<. erved ou a gcod device wider the data in-
tegrity test, at clock rates of 10 kHz, 100 kHz, and 1 NlHz.
Another example is shown in Fig. 15, for a fled clock sate of
1 MHz and temperatures from -55°C to 712'5°C. At low
clock rates this test is time consuming, e.g., almost 1 min at
10 kHz for each operating condition examined, and most
t characterzation at frequencies below li kHz was done using
less stringent tests. However, good devices have been shown
to pass Lhe data integrity test at fre q uencies down to »00 Hz.
In all the tests re ported above, the different clack rates were
obtained by varying a single parameter, viz., the delay time be-
tween fall of 03 acid ris° of ¢1, corresponding to one recom-
tat+::rte:; trait;.:
Fig. 16. Waveiorms of app:ied clocks and data output, at a clock rate
of 2 MHz. From top: 0 1 , Oz, 03 and data output. Horizontal scale
200 ns/div, vertical scale 10 V/div.
mended manner of changing between data access mod' and
idling mode. Correct operation has also been demonstrated
at clock rates up to 3 MHz, although a practical limit of 1-5
	 -
MHz is regarded as realistic, allowing for clock timing skews
and for the economic desirability of driving a number of CCD
chips from a set of clock drivers. As an example of hig;.er
speed operation, Fig. lfi is a photograph of the applied clock
waveforms and output data, at a clock rate of 2 MHz. Under
the conditions of the photograph, the operating range of clock
supply voltage for this device was found to cover +3.2 V to
+12.4 V, at -2-V substrate bias.
The actual operating window of a device which is free from
processing defects is limited by principally three mechanisms.
One mechanism is that at substrate bias close to zero the trans-
fer of a full charge onto a sensing node may not be sufficient
to bring its potential below threshold of gate D of Fig. 6, or
transistor Q i of Fig. 7. A second mechanism is that at high
(negative) substrate bias die upper polysilicon threshold may
not be reached at normal 0 3
 clock amplitude, (see Fig. 6),
thus preventing the launching of charge. Figs. 14 and 15
show L'i 't effects of these two mechanisms on all the sensing
nodes and launching gates on t`,e particular devices referred to
L•: these fig^nes. A third limiting mechanism may occur at a
combination of high clock amplitude and hi gh (negative) sub-
strate bias, when the fesulting high surface potential relative
to substrate at the empty storage locations may cause leaka_e
currents, and consequent errors. In good devices at room
temperature this effect may not be noticed, e.ccept at very low
clock frequencies.
It was of interest to exarnirie the device for possible pattern
w J
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sensitivity, especially its behavior under the extreme condi-
tions of being either completely empty or completely fil l] of
charge at a given instant. Because of the logic inversions at
each it row charge regenerator, !hess conditions are not
brought about by the memory integrity test as defined above,
but a clou approximation to them was created as follows. The
"empty" condition was created by gating clock 03 off for
more than 32 cycles, so that all registers were completely
emptied of charge (since the launching of new charges was
inhibited). The "empty" state corresponds to a stored pattern
con! sting of alternate blocks of "1's" and "G's," the same pat-
tern existing on every track. During recirculation the logical
inversions cause the total amount of charge transferred per
cycle to increase from zero to a maximum, and back to zero
again, repeating every 64 cycles, The operating range for stor-
age of such patterns was found to be almost identical to the
range for the data integrity test, and the same was true for a
variety of 32-bit and 256-bit test words which were also tried.
The essential power required to drive the device consists
mainly of capacitive drive power, which is about 200 mW us-
ing +12-V clocks at 1-,NfHz frequency. This power is dissipated
off-chip, provided the 0, and ¢: clock transition tirnes are
slow compared to the internal time constant of the long poly-
silicon electrodes, which is estimated not exceeding 7 ns.
This condition is approximately satisfied, since th-. t,.insition
times need be no shorter than 30 ns to acitie. ,e the maximum
frequencies, and transition times up to 100 ns may be used
The total on-chip dissipation is about 50 mW, usinD +12-V
clocks at I IMHz. About 25 mNV of this consists of do current
drain in the peripheral data access circuits, and most of the re-
mainder is dissipated by the resistor R 1 in the reset clock OR.
Because the current drain by R t is shut off when OR is ON, the
chip dissip ation when no data access is required can be mini-
mized by idling at a low frequency, using a timing cycle which
stretches the duration of O R ox. For example, at 20 kHz the
duty cycle of OR ON can easily exceed 93 percent_, and the
power consumption then fall s to less than 5 mW at +12.V
clocks, most of this being capacitive drive power.
rV. CONCLUSIONS
The basic objective has been achieved of demonstrating that
a CCD technolcV could be combined with M10S logic and sup-
port circuitry to provide data storage with short latency and
low standby power. The favorable characterstics of the de-
vice can be attributed to the choice of a fabrication process
using double-layer polysilicon plus single-layer aluminum,
combined with the efficient use of MOS dynamic circuitry of
low power dissipation. It remains tc be seen whether the
clocking scheme chosen, by which all memory 7locks are
clocked together, and hence no specific refresh cycle is re-
quired, will be preferred by systems designers over dl a altvma-
tive of clocking only the block (or blocks) being accessed.
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List of Symbols on Schematic!
Sheet 1
DAC 1 Data Available Control 1
DAC 1 (MOD) DAC1 (modified)	 I-
GRO / GR1 Gray code counter bits
GROL / GR1L Gray code counter bit ,-; - latched
RAM WE PULSE RAM write enable pulse
RAM ADD. Qn RAM address bit Qn
S'ieet 2
RAQn RAM Address bit Qn
E
DI CCD n
r
Data input to CCD n
Sheet 3
CE n Chip Enable n
TC trigger Timing Chain Trigger
VA = 0 Virtual Address = 0
VA = X00 Virtual Address = XOO
CCD clock x to bank y
x,y
Sheet 4
DIn CCD data input n
W WLite
An CCD track addresses
DOn CCD Data output n
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Specifications for INS4200 RAM
PIN CONFIGURATION
	
ADDRL331	 A, C.
	
ADDRESS 0	 AG	 • Al ADDRE53 2
	
-CHIP SELECT t CS I
	• AS ADDRESS 3
	
CHIP SELECT 2 CS-z	 DI DATA IN
	
CHIP SELECT 3 CS 3 	WE WRITE ENABLE
A A ^U
	
zM •	 " A7 ADDRESS 7
	
ADDRESS 4	 A4 •	 ^ A5 —DRE336
'Its A S ADDRESS S
BLOCK DIAGRAM
nl .,
UM ..	 —	 1	 w rn
TRUTH TABLE
INPUTS
Wloti QH valtagt (Voch L. I.D. vaaeGt ivfs), X • Con t Cart
PACKAGE CUTLINE
T'
El e^
W
o. _M_
OU^PU'i
	
CSr GS	 CS.
	
N	 X	
wE L' 22 	 ^ ^	
NODE
	
I	 ^ X	 X I X I	 Floats
	
Z	 M	 X	 X	 Z	 IlaCrt	 unSf::^:'[^
	
X X	 N	 X	 k
L L L
	
L L L L N	 L
	
L	 L	 L	 N	 X	 NerL	 IItaO
	
I	 I	 ^	 I	 I
l
	1	 FI:Get
	
L	 L 1	 I	 N	 Wntt
	
l	 ^	 ' 	 ^	 Wnit
I 
OCTCEE.R ,;973
I
j	 INS4200S
t:.	 7 ::. r :	 256 BIT CMOS
LflLj ^;	 3	 :3r -	 Read/Write RAMU-J U:D
ADVANCE INFORMATION
0 C IO S = 5-15Y  Supp/y Range
0 Low Power Dissipation
40 juW Standby
26mW Operating
a High Speed
180nS Read Cycle
140 nS Write Cycle
0 Static Operation
0 256 Word X 1 Bit
1. . Organization -
0' Three-State. TT L
Compat!ble Output
0 Full Address Decoding
0 Bipolar Compatible Pin-
O U
 
t5
0 16 Pin Package
GENERAL DESCRIPTION
The Inselek INS4200S is a low power 256WXIB
memory constructed with SOS/CMOS (Silicon,-on-
Sapphire./Complementary Metal-Ox id e-Sem icon d u cto r)
process. It is fully compatible with other INS4000S
component4 as well as other CNIOS and TTL devices.
It is intended for use in scratch pad, buffer and main
memory applicati3ns ,.-mere high speed and low power
are required. Like its TTL counterparts, the INS4200S
can tolerate successive address changes during the
Read Cycle while the Chip Select remains enabled.
C0010
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`	 ABSOLUTE MAXIMUM RATINGSL	
F
Operating Temperature
	 TA - -550C to +12'5°C
Storage 7emperature 	 TA a -65"C to +150°C
Supply Voltage	 V 0 - VSS - +15V
F° ¢	 Input Voltage	
VIN ` 
VpD to V5S
=QD.G. CHARACTERISTICS 	 V ss
INS4200S
RECOMMENDED SUPPLY VOLTAGE
5.OV -< VpD -VSS :5 I5.0V
DESIGN OBJECTIVES 1
I	 TEST-55°c +25°C + 1260C
M04.
	 TYT. MAX MIN. TYP, MAX, MIN. Tw. MAX.SYMBOL PARAMETERS UNITS CONDITIONS
VOL Output Low Voltage
0.01 0 O.Oi .05 V v	 -v	 -5v
0.01 0 0.01 0.05 V VIN -VDD - tOVIN	 DD
NON
4.99 1 1 4.99 5 V V	 - OV V	 - 5V
'N	 ODOutput High Voltage
9.99 9.99 i0
1 4.9.51
9.95 V VIN - OV, VDD - lov
(.3 L5 225 L4 V VOvT	 3.5V. VDD - 5V
iVL Noise immunityI 3.0 3.0 1 4.5 2-9 V VOUT	 7.0v. VDD - 10V
1.4 1.5 1.5 V VOUT	 1.5V, v,,, - 5v
Nei Noisa Immunity
12.25 ,
2.9 3.0 4,5 3.0 V VOUT	 3.0V, VDo' 10V
Output Drive 2.0 1.6 2.0 1.1 mA VOUT - 0.5V. V DD + 51/
l O l
1
Current 5.0 4.0 5.0 2.8 m A VOUT - 0.5'J, V DD - 10V.
I Oi-I
Output Drive 0.6 0.5 2.5 0.3 MA VOUT - 2.5V. VDD - '5V
Current 0.6 0.5 2.2 0.3 MA VOUT - 9.SV, VDo' 10V
C IN In,3ut Cac'acitance 6.5 I flF
P 
OS
Cuiescent Power 5 125 1 1 1 a VDD - 5V, CS t - 5V
Dissipation iswndby} 10 250 'U W V 0 - 70V, CS 7 - SOV
P
DC
Operating Power t0 20 mw V 0 - 5V, Cr t -CSZ CS3-0V
Ci=ipation 20 40 M %V V DD- 70V, C57-G5^-CS3-CV
*Me ximum input voltage deviation from an ideal logic "t" cr -0-level beyond vhiGti output changes state.
SWITCHING CHARACTERISTICS: VDD = IOV, V5S =0, TA =25°C, CL= 15pF
SYMBOL PARAMETERS
DESIGN	 C9JECTIVES
UNITSMIN TYP. MAX.
'AC	 I Minimum Address to Chip Select Delay 20 30 n S
'Al- Access Time: Chip Select to Ou rut Delay 160
ll
240 ns
tA2 I	 Ades Time.	 Address to Output D elay 150 I	 270 (	 n 5
tOR Output Recovery Time
^I
45 	 70
III
	
i!
I	 n 5
'CA I	 -Minimum Chip Select Removal to address Ceiay 1 i	 10	 !	
15	
!	
n 5
	
11II
IAA 111 	 Minimum Addrez3 to Address [)clay
I1III
1 40 ^	 225 ^	 "is 
tA:Y 	
'.linimum ,address to L+rits Enaole Celay (	 20	 I	 50 I	 n S
'NP Time to Complete Write Cceration 40 k	 60	 n S
%VA I	 Minimum 'Nrite Enable Remova$ to Address Ce'.ay
	 I ^	 s o ^	 125	 ^	 n 5
*Accasset; data isvaiid only vvhen to:h: al and t,., are sat:rfiec.
-2 REPRODUCIBILITY OF THE
ORIGINZ AL PAGE IS POUR
(c) READ CYCLE VIA CHIP SELECT
AC A7
(b) READ CYCLE VIA ADDRESS INPUTS
CS AT LOGICAL ZERO
Ac
DI
I CUT
t
INi
FIGURE t. READ CYCLE ' Ii IM!NG DIAGRAMS
(c) WRITE CYCLE VIA CHIP SELECT	 (d) WRITE CYCLE VIA WRITE ENABLE
------Y—Ao-A7 Y	 Ao-
( DZ
I	 \—jCS	 WE	 \—Y
WE AT LOGICAL ZERO	 CS AT LOGICAL ZERO
FIGURE 2. WRITE CYCLE TIMING DIAGRAMS
(11) (10)(9)	 (2)	 (16)
I	 - lCv
	
Al, As As A4 A3 A ?. A t Ao	 T
(12) JWE	 Vcc
(13) nr	 00	 (s)
(3) CS	 1!p!
(4) V31	 (8)
tr +t f
 •2OnS
I`IGUR-c J. TEST CONI-ILUR^"IION a WAVEFORM S
9 "
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Specifications for MH0026 Clock Driver
schematic diagram
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general description
The MH0026/MH0026C is a low cost monolithic
high speed two phase MOS clock driver and inter-
face circuit. unique circuit design along with
advanced processing provide both very high speed
operation and the ability to drive large capacitive
bads. The device accepts standard TTL/OTL out-
puts and converts them to MOS logic levels. It may
be driven from standard 64174 series gates and
flip-flops of from drivers such as the OM8830 or
DM7440. The MH0026 is intended for applications
in which the output pulse width is logically con-
trolled: Lot., the output pulse width is equal to the
input pulse width.
features
n Fast rise and fall times-20 ns with 1000 pF load
in High output swing-20V
• High output current drive—t1.5 amps
• TTLIOTL compatible inputs
• High rep rate-5 to 10 MHz depending on load
Memory/Clock Drivers
IS Low power consumption in MOS "0" state-
2 mW
r Drives to 0.4V of GND for RAM address drive
The MH0026 is intended to fulfill a wide variety of
MOS interface requirements. As a MOS clock driver
for long silicon gate shift registers, a single device
can drive aver 10k bits at 5 MHz. Si- ,. devices pro-
vide input address and precharge drive for a Sk by
16 bit MM1103 RAM memory system. Information
on the correct usage of the N1HOO26 in these as well
as other systems is included in the application sec•
tion starting on page 5. A thorough understanding
of its usage will insure optimum performance of the
device.
The device is available in 8-lead TO•S. one watt
copper lead frame S- p in mini-DIP. and one and a
half watt TO-S packa;es.
MH0026/MH0026C 5 MHz two phase MOS clock driver
a
fu
r^
3
0ON
f31
connection diagrams
	
Metal Can Package
	
DuA4n-Line Package
	 MOW Can Package	 Flat Paekaw
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Order 1YnlbarMH0026H 	 Order Number N1H0026CN	 Order NumberltlH0026G
	 Order Number MH0026F
	
or MH0026CH	 See Package 20
	
or NIH0026CG
	
or MHO026CF
	
Sae Package 11	 Sae Packa,a 8	 Sao Package 3
„ _"
absolute maximum ratings
V'-V - Differential Voltage	 22V
Input C". rent	 100 mA
In Jut Voltage (V„ - V - )	 5.5V
Peak Output Current	 1.SA
Power Dissipation	 See curves
Operating Temperature Range	 MHOO26	 -55'C to +125'C
MH0026C
	 0°C to 85°C
Storage Temperature Range
	 -BS'C tc +1 M0'C
Lead Temperature (Soldering, 10 sec)
	 300'C
ac electrical characteristics (Notes 1st 2)
LIMITS
PARAMETER CONDITIONS UNITS
MIN TYP MAX
Logic "1" Input Voltage VOUT - V` + 1.0V 2.5 1.5 V
Logic "I" Input Current VIN - V - - 2.5V, VOU? - V- + 1.OV 10 15 mA
Logic -'0- Input Voltage VOUT - V' - 1.QV 0.6 0.4 V
Logic "0" Input Current V,N - V- - OV. VOU - - V' - 1.0V -0.005 -10 yA
Logic -0" Out put Voltage V' _ +S.OV, V - - -12.OV
V IN • -11.6 4.0 4.3 V
Logic "0" Output Voltage V,N - V- - 0.4V V' - 1.0 V' - 0.7 V
Logic "t" Output Voltage V- - +5.0V, V - - -12.OV
V. - -4.5V -t 1.5 -11.0 V
Logic "1" Output Voltage VIN - V- - 2.5V V" + 0.5 V- + 1.0 V
"ON" Supply Current V' - V- - 20V, V IN - V - - 2 .5V 30 40 mA
"OFF" Su pp ly Current V• - V	 - 20V, V IN - V' - O.OV 10 100 uA
ac electrical characte ristics (Notas t & 2. AC test circuit, TA r 25'C)
Turn-On Delay UON ) 5-0 7.5 12 ns
Turn-Off Delay (113FF) 5.0 12 15 ns
Rise time (I,) - Note 3 V' - V - - 17V. CL - 250 pF 12 ns
V'-V- -t7V,CI. -500Pr 15 19 ns
CL - 1000 pF 20 35 ns
Falltime If,' -Note 3 V' - V- - 17V, C I_ - 250 pF 10 ns
V' - V- - 17V. C,_ - SCO pF 12 16 ns
C,_ - 1000 pF 0 25 ns
Nett 1: Thera fprcifip tiom acoly !or V' - V- - 10V to 2OV, CL - 1000 pF, over the ter»cerature range -55'C to +1,5'C
for the MHQ026 and 4'C to -SS'C for the NIH0026C, unless atherwaa tpecLlied.
Note 2: All typ ical values for the TA - 25'C.
Note 3: Rile end fall timeare given far MOS logic favels; i.e., r i ft time is translttion from l og ic "0" to logic "T" which is voltage
fall. See waveforms an the !allowing pages.
ac test circuit switching time
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typical performance characteristics
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typical applications (cont.)
AC Coupled MOS Clock Driver
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application information
1.0 Introduction
The NIH0026 is capable of delivering 30 watts
peak sower 11.5 amps at 20V needed to rapidly
charge large capacitative loads ► while its package is
limitfd to the watt range. This section describes
the operation of the circuit and how to obtain
optimmm'Iysiem performance. If additional design
information is required r please contact your local
National field application engineer,
2.0 Theory of Operation
Conventional MOS crock drivers like the MH0013
and similar devices have relied on the circuit
configuration in Figure 1. The AC coupling of an
input pulse allows the device to work over a wide
range of supplies while the output pulse width
may be controlled by the time constant - A t X Cl.
r•
117
	
F-	
d
1rTla+wt	 t,.^	 out
V	 T_ 01	 t
In -1	 a
01	 t'
Y'
FIGURE 1. Conventional MOS Clock Drive
Dt provides 0.7V of dead zone thus preventing Q1
and Qz from conducting at the same time. In
order to drive large capacitive loads, Or and Ot
are ;arse geometry devices but C oo now limits
useful output rise time. A high voltage TTL output
stage (Fi gure 2) could be used; however, during
swir-ling until the stored charge is removed frog:
Q l, both output devices conduct at the sama time.
This is familiar in TTL with supply line glitches in
the , der of 60 to 100 mA. A clock driver built
this way would introduce 1.5 amp spikes into the
supply fines.
ii
Isnawl
91
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FIGURE 2. Allernen A10S Cleek Drive
Unique circuit design and advanced semiconductor
processing overcome these ctasic problems allow•
ing the high volume manufacture of a device, the
MHOO26, that delivers f.SA peak out put curfertts
wits; g uns rise and fall rimes into 10GOpF loads. In
a simplified diagram, D i (Figure 3) provides 0.7V
dead zone so that O 1 is turned ON for a rising
input pulse and Oz OFF prior to o f turning ON a
few nanoseconds later. D i prevents zenering of the
emitter-base junction of o f and provides an initial
discharge path for the load via O .S. During a falling
input, the stored charge in Qs is used beneficially
to keep O 1 ON thus preventing Oz from conduct,
ing until Ql is OFF. Q t stored charge is quickly
discharged by means of common base transistor
(.t.
The tomplere circuit of the MH0026 (see scho.
matic on page I) basically makes Oariingtons out
of each of the transistors in Figure 3.
Y.
INTIorµ
C1
our
Y
FIGURE 3. Simplified -MH00126
When the output of the TTL input element (not
shown ► goes to the logic "1" state, current is
supplied through C,N to the base of 0 1 and 0-
turning them ON, and 0 1 and 0. OFF when the
input voltages reaches 0.7V. Initial discharge of
the load as well as E•B protection for 01 any 7%
are provided by 0 1 and D 1 . When the ir.,,ut
voltage reaches about 1.5V, Od and Q, begin to
conduct and the load is rapidly discharged by Q-.
As the input g. es low, the input side of C1N goes
negative with respect to V - causing Q I and Oa to
conduct momentarily to assure rapid turn-off of
Ot and Q, respectively. When Q. and 0: turn
OFF, Darlington connected or and Q, rapidly
charge the load toward V + volts. Fte aswres that
the output will reach to within one V S , of the
V+ supply.
The real secret of the device's performance is
proper selection of transistor geometries and resis-
Tor values so that Q, and 0 7 do not conduct at
the same time while minimizing delay from input
to output.
3.0 Power Dissipation Considerations
There are four considerations in determining
power dissipations.
1. Average OC power
2. Average AC power
7. Package and heat sink selection
4. Rememoer-2 driven per package
U
NC0
W
N
O
2
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application information (cont.)
The total average power dissipated by the MH0026
is the sum of the DC power vW AC '.ransient
power. The total must be less than given package
power ratings.
Po lss - P AC + Poe !S Pss A x
Since the device dissipates only 2mW with output
voltage high (MOS logic "01, the dominating
factor in average DC power is duty cycle or the
percent of time in output voltage low state (MOS
logic "1"). Percent of total power contributed by
Poc is usually neglible in shift register applications
where duty cycle is leu than 25:.. 010, dominates
in RAM address line driver applications where
duty cycle can exceed 50%.
Thus for RAM address line a pplications, package
type and heat sink technique will l imit drive
capability rather than AC power.
3.2 AC Transient Pawn (per driver)
AC Transient power is given by:
Pic - (V+ - V-)a X f X CL
where: f - frequency of operation
Ct. - Load capacitance (including all
strays and wiring)
Example 3: (V+ - +S V, V" - -12V)
0
0
N
01
0
O
N
n
3.1 DC Power (per drivt: I
DC Power is given by:
Ppc (Vt - V-) X (I",..J) X
ON time
)(OFF time-ON time
or Poc (Output Low Power) X (Doy Cycle)
where: 1 31LOwt " 1 3 i9 W - V-)
Example t: (V+ +SV, V" - -12V)
a) Duty cycle - 25%, therefore
Pp c - 17V X 40mA X 17/20 X 25%
POC - 145mW worst-case, each side
Po c 109mW typically
b) Duty cycle - 5%
Poc - 21mW
c) See graph on page 3
PAC -17X17Xf(MHS)X10'X
C,(nF) X 110-e
PAC - 290mW per MHz per 1000pF
Thus at MHz. a 1000pF toad will cause any driver
to dissipate one and one ha l t watts. For long shift
registers, a driver with the highest package power
rating will drive the largest number of b i ts for the
lowest cost per bit.
3.3 Package Selection
Power ratings are based on a maximum junction
rating of 175'C. The following guidelines are
st-ggested for package selection. Graphs on page 3
illustrate derating for various operating tempera-
tures.
3.31 TO-5 (""H") Package: Rated at 600mW still
air Iderate at 4.OmW/'C above 25'CI and 900mW
with clip on heat sink (derate at 6.0mW14 C above
25%). This popular hermetic package is recom-
mended for small systems. Low cost (about 1041
clip-on-heat sink increases driving capability by
50%.
The above illustrates that for shift register applim
tions, the minimum clock width allowable for the
given type of shift register should be used in ceder
to drive the largest number of registers per clock
driver.
Examp/a 2: (V; - +1TV, V" - GND):
al Duty cycle - 50%
Poc - 290mW worst-case
Poc - 218mW typically
b) Duty cycle - 100%
Poc . 580m%v
3.37 SPin ("N") Molded Mini-01P: Rated at
6OOmW still air (derate at 4.OmW/'C above 25'Cl
and 1.0 watt soldered to PC board (derate at
6.6mW/'C). Constructed with a special copper
land frame, this package is recommended for
medium size commercial systems particularly
where automatic insertion is used. (Please now for
prototype work, that this package is only rated at
60OmW when mounted in a socket and not one
watt until it is soldered down.)
3.33 TO-8 (""G") Package: Rated at 1,5 watts
still air (derate at 10mWi 4 C above 25'C) and 2.3
watts with clip on heat sink (Wakefield type
215-1.9 or equivalent-derate at 15mW/°C).
Selected for its power handling capability and
moderate cost, this hermetic package wtil drive
very large systems at the lowest cost per bit.
E-7
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3.4 Summary—Package Power Considerations
The maximum capacitative load that the MH0026
can drive is thus determined by package type, heat
sink technique, ambient temperature, AC power
(which is proportional to frequency and Capacitive
load) and DC power (which is principally deter-
mined by duty cycle), Combining equations pre-
viously given, the following formula is valid for
any clock driver with negligible input power and
negligible power in output high state:
Dc - Duty Cycle -
Time in output
Time in output low + Tii
Table I illustrates MH0026 drive capability under
various system conditions.
4.0 Pulse Width Ccntfal
0
.P^'
	
co
N002
LD
Na0S2
1
1
C, imax in OF) . IQ' xn
P_u1..,w11TA,pkgl X Rya - IV+ - V- ) t X (Oct X 10'
(V'-V - 1 1 X R.. X f(MH:I
or:	 Ci Imon in OF) a 5 X 10- f x
PT ..imwlx$00-Ve sx Dc X 10,
Ve* X 50OX t(MHz)
Where, n - number of drivers per pkg. i2 for
the MH0026)
i^me.(nfwlITAI pkg) - Package power
rating in milliwat:s for given package,
heat s:.. c, and max, ambient tempera-
ture (See graphs)
Red - equivalent internal resistance
Fla. - (V+ - V-I/IS(Low) - 500 ohms (worst
case over temperature for the MHOC26 or
660 ohms typically)
Vs - (V+ — V-) - total Supply voltage across
device
The MHOO26 is intended for applications in which
the input pulse width sets the output pulse width;
i.e., the output pulse width is logically controlled
by the input puts.:. The output pulse width is given
by:
iP''N) OUT - (P+ t ' P—tW1 1N	 r - P.V. N +25ns
Two external input coupling Capacitors are re.
quired to perform tha level translation between
TTL/DTI. and MOS logic levels. Selection of the
capacitor size is determined by the desired output
pulse width. Minimum delay and optimum per-
formance is attained when -he voltage at the input
of the MH0026 discharges to just above the
devices threshold (about 1.5V). If the input is
allo:ved to discharge below the threshold, t3FF
and t f will be degraded. The graph on page 3
shows optimum values for CIN vs desired output
pulse vOcIth. The value for C IN may be rou; ay
predicted by-
C1N - (2X IO- ') (PV1)117
For an output pulse width of 500ns, the optimum
value for C tN is:
CIh, - (2 X 10- ')1500 X 10-') s 100,00:
w
TABLE 1. wont Case Maximurn Drive Capahility for MH0026•
TO-6 WITH TO-8 OIP ITO•S AND I	 QIP
PACKAGE TYPE HEATSINK FREE AIR $OLOERED DOtYN FREE AIR
Max.
Max. Ambient
Cperanne Temp. 6t1'C 85' In E0-C 6s-C 60.0 85'C 60'C 85%
Frequency 1
Qury Cvcfe
10JttHs 5% 30 k I4	 it k 15	 k f3	 k 100 !	 7.5k 5.8k
5COxHz 10% 6.511 S.lk 4.1k 3.2k 2.7k 2k 1.Sk 1. [k
1MNt 20% 2.411 2.2k I.6k 1.4k 1.1k 640 I 6W 430
2MHr 25% lAk I.Ik 850 650 550 400 1180 190
5MHt 25% 620 410 380 290 I	 240 170 120 so
IQ.MHx 25: [	 290 220 170 13G I	 110 79 - -
'Nefe: VMVef.n OF and a.fum. boon 4Gf1 .n ufe of nor ofaloe•. V : Nase dn..r each Ide 0p.1a-1
at NIP. fr.auencv &-d dul y cyc't w.th IV' - V -> • 17V For l oads 9r4et0r Ilan 1:00 OF
r.H Mad INI 601" ­11 be'.^s . 100 b y Gul"t Curre n t. fe. Sx11o. t n
E-8
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xapplication information (cont.)
5.0 Rise & Fall: Timo Considerations INote 3)
The MH0026% peak output current is limited to
f.SA. The peak current limitation restricts the
maximum toad capacitance which the device is
capable of drivingsnd is given by:
I-CLPG1.5A
The rise time, t i, for various loads may be
predicted by:	 •
t, - IAV)1250 x 10-11 + C s I
Where: &V - The change in voltage across C,.
a,V+ _V-
CL + The load capacitance
For V+ - V- - 20V, C L = 1000pF, t r is:
t r
 2! 120V}(250 X 10 -1 - + 10-12)
- 25ns
For small values of C L, equation above predicts
optimistic values for t,. The gra ,2h on page 3
shows typical rise times for various load capaci•
tanCfi.
The output fall time (see Graph) may be predicted
by:
tr y 2.2R(C s + CL	 }
hft: +t
6.0 Clock Overshoot
practice, de.srmination of a value for L is rather
difficult. However,R, is readily determined emper•
ically, and values typically range between 10 and
51 ohms. R. does reduce rise .and fall times as
given by:
t, - tr -_ 2.2RSCL
7.0 Clock Line Cross Talk
At the system level,voltage spikes from q 1 may be
transmitted to 01 ( and vice -versa) during the
transition of p l to MCS logic "1". The spike is
due to mutual capacitance between clock lines and
is, in general, aggravated by long clock lines when
numerous registers are being driven. Transistors
0 1 and 0 4 on the p- side of the MH0026 are
essentially "OFF" when p 1 is in the fvtOS logic
'"0'" state since only micro -amperes are drawn
from the device. When the spike is coupled to p;,
the output has to drop at least 2 V., before 01
and Q+ come on and pull the output back to V'.
A simple method for eliminating or minimizing
this effect is to add bleed resistors between the
MH0026 outputs and ground causing a current of
a few miltiamps to flow in 04. When a spike is
coupled to the clock line 0 4 is already "ON" with
a finite hr^. The spike is quickly clamped by 0.,.
Values for A depend on layout and the number of
registers being driven and vary typically between
2k and 10k ohms.
&0 Pow" Supply Oecoupiing
3
T_
QO
N
M
O
O
^1
M0
% ..: - . 
`4
The output waveform of the MH0026 can over-
shoot. The overshoot is due to finite inductance of
the clock lines. It occurs on the negative going
edge when 0-, saturates, and on the positive edge
when 0 3 turn- OFF as the output goes through
V+ - Vb.. The problem can be eliminated by
placing a small series resistor in the cuout of the
MH0026. The Criticai valve for R,-2v/L/C2 where
L is the self-inductance of the clock line. In
Power supply decoupling is a widespread and
accepted practice. Decoupling of V + to V- supply
lines with at least 0.1 p; noninductive capacitors
as close as possible to each MH0026 is strongly
recommended. This deceupling is necessary
because otherwise 1.5 atr, pere currents flaw during
logic transition in order to rcpidly charge clock
lines.
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A 16 384-Bit High-Density CCD Memory
STANLEY D. ROSENBAUM, CHONG HON CHAN, STUDENT MEMBER, IEEE,
1. TERRY CAVES, STEWART C. POON, AND ROBERT W. WALLACE
Abirmcr—A 16 384-bit charge-coupl-0 device (CCD) memory has
been developed for macs storage memory system application where
moderate latency, high data rate and low system cost are required. The
chip measures only 3.45 X 4.29 mm 2 (136 X 169 rnil 2 ), fits a standard
16-pin package, and is organized as four separate shift registers of 4096
bits, each with its own data input and data output terminals. A two-
level polysiticon gate n-channel process was used for device fabrication.
A condensed serial-parallel-serial (CSPS) structure was found to provide
the highest packing density. Only two external clocks are required
driving capacitances of 60 pF each at one-half the data transfer rate.
Operations at data rates of 100 kHz to 10 MHz have been demonstrated
experimentally, the on-chip power dissipation at 10 MHz being less
than 20 pW/bit.
1. INTRODUCTION
T
HE development of the 16-kbit CCD memory to be
described here was aimed at filling the gap between the
short access time of random-access memories (RAM's)
and the longer access time of fixed-head disks with a cost-
effective alternative. For the present device, a fourfold sys-
tem .: advantage over RANI systems is projected. This,
however, requires the acceptance of longer access times than
those already achieved on CCD's, including block-addressable
memories [ 1 1 , [21 and line-addressable memories (31, These
designs provide access to relatively small blocks of serial date:
256, 256, and 128 bits, respectively, while differing in maxi-
mum data rates, operating power, and system overheads for
clocking, data transfer and data refreshing. The new 16-khit
Manuscript received October 7, 1975. This work was supported in
part by the Defence Research Board of Canada under its Defence Indus-
trial Research Program. This paper was presented at the International
Conference on the Application of Charge-Coupled Devices, San Diego,
CA. October 29•-31, 1975.
The authors are with Bell-Northern Research Limited, Ottawa, Ont.,
Canada.
device described here achieves a higher packing density by us-
ing an improved form of serial-parallel-serial organization us-
5ng relatively large arrays of 2048 bits each, two such arrays
being paralleled for each block of 4096 bits. Despite this
large block size, the worst case access time is only 410 )rs,
because the device is capable of operating at a data transfer
rate of 10 MHz. However, this organization requires a larger
number of clock waveforms, which therefore must be gener-
ated on-chip in order to minimize the number of external
connections and to keep the system overheads low.
11. ORGANIZATION OF CCD ARRAYS FOR
HIGH-DENSITY STORAGE
For any given set of geometrical layout rules, serial-parallel-
serial (SPS) organizations offer high packing density because
only one sense amplifier is required for a large array, such as
the 2048-bit array chosen for the present design. This allows
space for designing the sense amplifier to detect extremely
small amounts of charge, and the CCD storage electrodes can
be small, both for this reason and because the electrode di-
mensions are not limited by any need to pack the sense arnpli-
fier into the repeat spacing of every one or two parallel rows.
The simplest form of SPS structure is shown in Fig. 1(a).
Whenever the ill-bit serial input register becomes filled with
data, a serial-parallel transfer is made into the first stores of
all the iV parallel registers, and a parallel-serial transfer into
the serial output register occat.-, whenever this register becomes
empty. In the following discussion, it is assumed that these
transfers can be made rapidly enough so that the serial data
stream need not be interrupted, if there are N bits in every
parallel register, and if the input and output dumps are made
simultaneously (which is not essential), the total number of
bits stored is M(N+ I). However, it is unnecessary to provide
Copyright ©1976 by The Institute of Electrical and Electronics Engineers, Inc.
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Fig. 1. Schematic diagram of the SPS structures for two-phase CCD's.
(a) Standard. (b) Interlaced.
storage for as many as M bits in each of the serial registers;
for example, a two-phase register contains two stores per bit,
so that an M/2-bit register contains one store for every parallel
register. An interlaced structure as shown in Fig. 1(b), having
input and output serial registers of only h112 bits each, permits
a significantly smaller repeat spacing of the parallel registers,
which otherwise would be limited by that of the serial regis-
ters. The first storage locations of all the parallel registers can
then be loaded with data by two successive dumps frcm the
input register, one dump being made from the 01 stores, and
the second dump being made from the 02 stores after the in-
put register has been refilled. A corresponding procedure can
be followed for the output dumps.
After minimizing the repeat spacing of the parallel registers,
the next step in achieving highest packing density (again for a
given set of layout rules) is to minimize the repeat spacing
along the parallel registers. A-two-phase structure requires
two storage locations per bit, but the density can be increased
by almost a factor of two by using the "electrode-per-bit"
(EIB) organization, in which a serial string of n bits can oc-
cupy adjacent storage locations [4]. The bits are transferred
or° at a time in sequence, making use of an extra, vacant loca-
tion which therefore "travels" in the opposite direction to
that of transfer. The relative area per bit is then represented
by a factor (n + 1)/n, compared to a factor 2 for ordinary
two-phase using the same layout geometries. The n +I
storage electrodes require individually timed clock waveforms
or "ripple clocks," each of which must have fast edges, be-
cause the individual transfers must take place one at a time,
within a fraction 10 + 1) of the transfer period for the com-
plete string. Each of the n F 1 transfer ele--trodes may be
driven from the same clock as is applied to the following ad-
jacent storage electrode, as is done in ordinary two-phase
clocking. In practice, the charge-handling capability can be
approximately doubled by using separate clocking of the
transfer electrodes, making a total of 2 (n + 1) clocks, because
this enables the use of "full-bucket" charge storage and
transfer, increasing the amount of charge reaching the sense
amplifier, with resulting increase in noise margins.
Because of the need for a high net rate of data transfer, the
ripple clock organization is best suited to a structure with
parallel -multiplexed paths, where the parallel transfer rate is
only a fraction 1/M of the incoming data rate. This has been
called the "multiplexed electrode-per-bit" organization (,tfE/B)
[4) and is particularly well-suited to being adapted to the SPS
type of multiplexed structure. However, another problem is
CHOSEN	 {[f TOTAL, {CSPSI
VALUE rr-r
1 MEMORY ARRAYS
(8) CLOCK GENERATORS
AND BUSES
1	 2	 3	 4	 5	 6	 7	 8	 8	 10 it
VALUES OF n
Fig. 2. Relative area per bit versus the number of adjacent bits in a
string M.
the difficulty of providing a sequence of n + 1 clocks on suc-
cessive locations. It could be done by routing a single high-
speed clock to each location in turn by using a decoder or ring-
counter circuit, but the geometrical layout of Lh.i:, circuitry
may actually require a larger repeat spacing than the CCD
electrodes. This "pitch limitation" problem is comparable
to that which limits the packing density in RAM's. The
difficulty can be avoided by adapting the ripple clock prin-
ciple to short data strings, requiring only a small number of
clock waveforms which can be distributed along buses. The
clock waveforms also become easier to generate, because
more time is available for each individual transfer, and
therefore fast edges are not required. Although the packing
density factor (n + ])In is less favorable ,rhen a small value of
n is chosen, this disadvantage is more than outweighed by the
advantage of being able to retain the same closely packed
electrode structure as for ordinary two-phase clocking. As Fig.
2 illustrates, the area advantage obtained by increasing the
value of n is relatively small for values of n greate: than three,
while the area occupied by clock drivers and distribution buses
increases linearly with n. The total area reaches a minimum
for quite small values of n, the actual position of the mini-
mum depending in a complicated way on geometrical layout
considerations. The dotted curve showing total area in Fig. 2
has been drawn by hindsight, using area parameters obtained
on the 16 kbit chip, and extrapolated to other values of n.
The combination of an interlaced serial -parallel-serial organi-
zation with a ripple-clock scheme characterized by small values
of n provi des a high density of sto gy age, and will be referred to
here as "condensed serial-parallel-serial" or CSPS organiza-
tion. The factor n + 1 will be referred to as the ripple spacing.
The choice of CSPS as the optimum organization for CCD
memories is only justified if the array size is suffici,ntly large,
otherwise the area occupied by the serial registers and sense
amplifiers, cnd we power the y consume, become dispropor-
tionately large. F.g. 3 illustrates the relationship between ar-
ray size and average area per bit, for CSPS arrays having the
same ripple spacing and multiplexing factors, cell dimensions,
sense amplifier, and input and output buffers as used in the
16-kbit CCD. The averaging takes into account the areas oc.
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Fig. 3. Average area per bit versus the array size for CSPS structures
with M = 32 and n = 3.
ARRAY 512E IBITSI
Fig. 4. Average power consumption and maximum access time as a
function of array size for CSPS structures with M = 32 and n = 3.
cupied by the above circuit fea,ures, but does not include the
area occupied by the clock drivers, clock distribution buses.
and other suppert circuitry, since these facilities can be shared
by a number of arrays and therefore d r) not greatly influence
t-he choice of size for each individual array. Fig. 4 illustrates
the corresponding effect of array size on average power con-
sumption per bit. Once again, the contribution made by the
shared support circuitry is nct included. It may be seen that
the CPS organization is more favorable for larger arrays,
containing at least I kbit each.
Ill. OPTI`iIZATION OF MEMORY CHIP
Considerations such as those illustrated in Figs. 1, 3, and 4
led to the selection of a CSPS organization having the particu-
lar value n = 3 for the number of adjacent bits in each string,
taking into a--count the area efficiency factor (n + 1)1n, and
the need to avoid undue complexity and area i_-i the clock
generator circuitry and clock distribution buses. In the geo-
metrical layout which was chosen, the area of each storage
location is 278 µm 2 (0.43 mil 2 ), including the area of the
associated transfer gate and isolation between adjacent parallel
rows, as illustrated in Fig. S. Allowing for the factor (n + 1)Jn =
4/3, the effective area occupied by each bit stored in the
parallel part of the array is 368 µm2 (0.57 mil'). In order to
increase the charge-handling capability of the array, and so tc
broaden the operating margins at the sense amplifier, the op-
tion previously discussed of clocking the storage and transfer
electrodes with different waveforms was adopted. This re-
quired the generation of eight clocks, rather than four for
the main parallel array. A multiplexing factor 111 = 32 was
chosen, providing 32 parallel registers for each array. Since
two arrays are paralleled to make up each 'Clock, the effective
multiplexing factor is 64 relative to the external data stream,
so that at a data rate of 10 MHz the parallel clock frequency
is only 156 kHz. Providing two paralleled arrays is consider-
ably more favorable than providing a single array with 64
parallel paths and the same overall block size, since the num-
ber of serial transfers experienced by each bit is halved, and
the serial transfer frequency is also halved. An array size of
2048 bits was chosen, providing an average wea per bit of
419 µm2 (0.65 mil') for each CCD array, equivalent to 516
µm' (0.8 mil')/bit when the array support circuitry is in-
cluded, as ass-lmed in Fig. 3. Only a small auvantage in area
per bit and power per bit would have been achieved by choos.
ing a larger array size than 2048 bits, while the access time
would have lengthened in proportion. However, another
reason for this choice was that it led to a quail-4-kbit configu-
ration on the 16-kbit chip, which was convenient since a
standard 16-pir package provides enough pins to pen-nit indi-
vidual input and output connections to each block, in addi-
tion to those required for the do power rails, two extemal
clocks, and two control inputs.
A third consideration was associated with 1 pakage currents
and the corresponding maximum refresh time of a CCD.
Since present-day 4 kbit dynamic MOS RAM's are being
manufactured to meet a specified refresh time of 2 ms at
temperatures up to 70°C, the same considerations apply to
CCD's, because the leakage currents have the same physical
cause. A refresh time of 2 ms would indicate a minimum
working data rate of 2 MHz, which is far enough removed
from the maximum of 10 MHr. to provide a flexitle speed
range. in practice a lower data rate than 2 MHz should be
practicable, because the maximum storage time is determined
r
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Fig. 6. Block diagram of one 4096 bit shift register on the 16-kbit chip.
by the average leakage current of many storage locations,
rather than being limited by the highest leakage location, as
in the case of RANrr,.
The use of a CSPS structure greatly reduces the undesirable
effects of transfer inefficiency, compared to a conventional
SPS structure storing the same number of bits. Whereas a
conventional two-phase SPS array of 2-kbit size and having
32 parallel paths would subject each charge packet to approxi-
mately 66 high-speed transfers and approximately 126 Iow-
speed transfers, the corresponding approximate figures for a
CSPS array (assuming n = 3) would be only 34 high-speed
transfers and 84 low-speed transfers. The benefits of parallel-
ing two arrays could, of coarse be obtained in either case.
The actual numbers of transfers for each charge packet in the
16-kbit chip are 37 high-speed transfers and 84 low-speed
transfers, for the following reasons. In addition to the regular
serial shifts and serial-parallel and parallel-serial shifts, there
are several ex-.ra high-speed transfers. One extra transfer re-
sults from a ]p reliminary storage electrode, used for defining
the amount of charge launched. Another simplifies the
paralleling of the two arrays for every block: an extra storage
electrode is placed before one of the two CSPS arrays, while
an extra storage electrode is placed after the other array. In
this way, the two arrays accept data from the input buffer in
opposite phases, while being clocked together by common
clock waveforms. Another extra transfer is used in conveying
charge from the CSPS array to the input node of the sense
amplifier. Preliminary experiments showed that the 2-kbit
CSPS array could transmit data at clock rates up to 4 blHz
without use of a bias chargL• and with adequate operating mar-
gins. However, to achieve satisfactory margins at 5 b1Hz
clock rate (10 NlFa on the 16X chip) a bias charge (fat zero)
of between 10 and 30 percent was found to be helpful.
Fig. 6 shows the organization of one 4-kbit block of mem-
ory, including the bit delays associated with the extra transfers.
Each transfer causes a delay of one data bit, which is one half
of the clock period. The extra bit delay which follows each
sense amplifier is discussed in the next section. Despite the
extra bit delays, and the complication resulting from the
IEEE JOURNAL OF SOLID-STATE CIRCUITS, FEBRUARY 1976
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Fig. 7. Block schematic diagram of on-chip clock generation circuitry
two-phase interlacing of the serial-parallel transfers, the total
number of bits stored in the block at any time has been set at
4096 by proper timing of parallel-serial transfers relative to
the timing of the serial-parallel transfers.
IV. SUPPORT CIRCUITRY
A block schematic diagram ^)f the on-chip clock generation
circuitry is shown in Fig. 7. The external clocks 01, 02 drive a
divide-two counter, which in turn generates a set of four-
phase clocks for operating the internal circuitry. A divide-4
circuit and feedback logic proN!de an impulse at the parallel
clock rate into a 33-stage timing chain, which in turn provides
impulses at the proper times to each of the clock waveform
generators. Because of the three feedback tappings on the tim-
ing chain, the divide-4 circuit actually functions as a divide-16
counter. Each clock generator can be represented as a set/
reset flip-flop, which is set by an impulse from one point in
the timing chain, and reset from another point. Those clock
generators which operate on the main parallel arrays must
drive high capacitances, but are not required to switch at
high speed. The clock generators which are associated with
transfers into and out of the senal registers drive only small
capacitances, but milst generate fast edges to synchronize with
the serial transfer processes. T:zerefore, the :BIOS transistors
employed in the output driver of each clock generator are all
of compamb!,P size, with channel breadth about 30 times the
channel length. These provide more than adequate driving
capability for the 16-kbit memory. The counters, timing
chain, and clock generators have been designed to clear rapidly
any illegal states ;,hich might be picked up as a result of ex-
temal clock irregularities. The circuitry also recognizes a
"start-up mode" whenever do power is applied while both ex-
ternal clocks . -e low, - : ,ch does not occur during normal
operation. Following recognition of the start up mode, the
internal clocks will commence with predictable phases rela-
tit a to the first turn-on of either of the external clocks, and
input data Tan be supplied within 43 or 45 clock cycles, de-
pending on which external clock turns on first.
The data input buffer was designed to accept the incoming
data at TTL levels and to supply the CCD input with the ap-
propriate :BIOS levels. For a high-level input state, the buffer
generates an intermediate -oltage level on the CCD input gate
to launch a "fat zero" char ge of approximately 20-30 percent
of a full bucket into the CSPS array. Conv ersely, for a low
ROSENnAUM et al., HIGH
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Fig. 8. Sense amplifier for the CSPS array. (a) Circuit schematic
(b) Clock and signal waveforms (from computer simulation).
level input state a high-level voltage is supplied to the CCD in-
put and a full bucket of charge is launched. Locally generated
^i and iz pulses were used at the CCD inputs to provide
two-way data splitting.
The sense amplifier at the output of each 2-kbit array is a
differential-input flip-flop, which differs, however, from the
sense amplifiers commonly used in 6105 RAM's [51, for the
following reasons. In the RAM flip-flops, the refresh opera-
tion is achieved by positive feedback to the input nodes, one
input being raised high, and the other being brought down al-
most to VSS potential. To bring either input node to VSS
would cause errors in the present device, since the node could
act as a source, allowing charge to run back into the last stor-
age location of the CCD. This problem is inherent in two-
phase CCD's [I ] . To avoid this problem, a "load-steered"
flip-flop was developed, as shown in Fig. 8, whose operation
is as follows. The data node and reference note are pre-
charged high during ¢t clock high level, then 0 l turns off,
dumping the data charge packet and the reference charge
packet onto their respective nodes. Almost simu!taneously,
internal clock ¢ l
 turns on, bootstrapping the input nodes to
relatively high potentials. Depending on the state of the data,
one load element passes more current than the other, and by
positive feedback on the driving elements the flip-flop is driven
into one of its two states. From computer simulation it was
found that for a differential input of 0.5 V the realization
time of the flip-flop connected to its load capacitance was
approximately 30 ns, limited by the rise time of clock ¢t
[Fig. 8(b)], To achieve such high speed it was necessary to
Ol
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Fig, 9. Operating waveforms and timing diagram of the memory device
avoid loading the flip-flop with excessive capacitance. This
was achieved by using dynarnic MOS principles in designing
the data output buffer. Functionally, this involved storing
the output state of the flip-flop, and driving the output buffer
during the following bit time. This also reduced the effective
propagation delay between the clock transition ar-d the ap.
peaiance of valid data at the output terminal to the delay of
the output buffer acre, so that the operating frequency was
not limited by the output circuitry. The tristate output buffer
was designed to drive at least one low power Schottky TTL
gate. Individual 2-kbit CSFS arrays using this sense amplifier
and output buffer were successfully operated at a speed of
greater than 7 MHz, which would be equivalent to a data rate
of 14 MHz on the 16K chip.
Two control inputs, CHIP SELECT (CS) and WRITE ENABLE
(WE), and associated circuitry were provided, designed for op-
eration up to 10-MHz data rate in three functional modes:
RECIRCULATE, (CS high), READ and RECIRCULATE (CS
low, WE high), READ and WRITE (C5 low, WE low). In
READ and WRITE mode, the 4-kWt blocks function as digital
delay lines, which may be serially interconnected to form larger
blocks with no penalty in maximum data ra te. It was con-
sidered to be important that CHIP SELECT would operate
from ordinary 5-V TTL signals, since these signals must be gen-
erated individually for all the memory devices which are OR
tied to common data buses. WRITE ENABLE requires a full
clock level, but this is not a serious disadvantage because this
signal can be supplied to a group of devices from a common
driver.
Fig. 9 shows the timing diagram of the operating waveforms
of the 16-kbit memory. Only two high level clocks (0_
02) and a high level WE control input are needed, all data in-
puts, data outputs and US-
 control input are TTL levels.
V. CH^ p LAYOUT
The timing chain and clock generators which were common
to all four memory blocks were distributed along the center
axis of the chip, since this was found to minimize the area re-
quired by interconnections. The resulting layout shown in
Fig. W. The four data input buffers were located along the
central region also, so that the sense amplifiers, output buffers,
and local clock generators could be situated along the two
longer sides of the chip. The input/output control circuits
were placei along the shorter sides, as were all the bonding
pads for external connections, since this provided a rectangular
J
:
IEEE JOURNAL OF SOLID-STATE CIRCUITS, FEBRUARY 1976
I	 .
tr6
1,0 CONTROL
PARALLEL
211 48 - BIT
ShiFT
REGISTER
2048-BIT
SHIFT
REGISTER
-4 COUNTER
CLOCK	 BUSES
zz
d
r
C
Fig. 12. Typical waveforms of the clocks and data. Top two traces:
0 1 and 02 , 10 V/div. Bottom two traces: data input and data output,
5 V/div. Time scale. 200 as/div.
I
PARALLEL	 CLOCK	 BUSES
1 	 I - 2COLINTER
a t	 02
Fig. 10. Chip layout diagram of the 16 384-bit CCD memory.
14
13
J
0
12
0
11
10
-;a
	
-14	
-12	 -So	 -a	 -6	 - 4 	 2 	 o
V881VOLT1
Fig. 13. Typical operating range of the supply voltages at a data rate of
10 AIHz,
11J ri?11Y114Y MIRM^ ._- 
Art
Fig. 11. Photomicrograph of the 16-kbit chip.
chip format which was more economical in total area, and also
more suited to being fitted into a standard 16-pin dual-in-line
package. The overall dimensions of the chip a:n 3.45 mm
(136 mils) by 4.29 mm (169 mils), the average area per bit of
storage being 900 Mme (1.4 mil l ). Comparing this figure with
the 516 um2 (0.8 mi1 2 )/bit occupied by the CSPS arrays and
local support circuits alone, it can be seen that the common
circuit overheads increase the area per bit by a considerable
amount, although the area per bit is still very attractive com-
pared to M0S 4-kbit RAM'S which typically occupy a chip of
the same size.
Vl. EXPERIMENTAL VERIFICATION
The 16-kbit CCD memory was designed and fabricated using
a two-level poiysilicon gate n-channel process [6]. A photo-
micrograph of the finished device is shown in Fig. 11.
Fig. 14. Clock waveforms as observed on 16-kbit chip. Top two
traces: external clocks © 1 and p2 . Bottom two traces: examples of
internally-generated clocks: upper trace shows one of the four low
speed clocks which drive the storage electrodes of the parallel array;
lower trace shows the high speed serial -parallel s:robe pulse. All
traces 10 V/div, 5 us/div.
For most purposes of testing for data throughput, the input
data were set up to fill the parallel arrays with diagonal patterns
of isolated ONE'S in a background of ZERO's, and then inverted
to replaco this by a pattern of isolated ZERO'S in a background
Of ONE'S. These patterns were generated by setting a ONE in
u-zROEENBAU'M er at.: HIGH-DENSITY CCD MEMORY
a background of zERO's, repeating the ONE every 66 bits for
a total of 4096 bits, and then generating the complementary
sequence for another 4096 bits. The output data were veri-
fied by comparison with a repeat of the input test data.
It was found that these patterns were effective for most pur-
poses, and especially for measuring the operating margins of
the device at high frequencies, because the effects of charge
transfer hiefficiency a:e especially pronounced for isolated
ONE'S or isolated ZERO'S. An example of the input and out-
put data waveforms at a data frequency of 10 MHz is shown in
Fig. 12. Diagonal test patterns do not show up clearly on the
monitoring oscilloscope, and therefore a nondiagonal test pat-
tem was used to make this photograph. Fig. 13 shows an ex-
ample of the operating range of do and clock supply voltages,
also at a data frequency of 10 MHz. Two examples of the
internally-generated clock waveforms are shown in Fig. 14,
together with the two external clocks 0 1 , 02 for compari-
son, the external clock frequency being 5 MHz. One example
shows one of the low-speed clocks applied to storage elec-
trodes in the parallel array, running at the parallel transfer
frequency of 156 kHz. The uneven amplitude of the clock
high level is caused by capacitive coupling with adjacent
electrodes, and is not a defect. The second example shows a
strobe clock, used to enable the serial-parallel transfers. This
clock produces two pulses at the parallel transfer frequency,
one pulse having 0 1 timing, and the other having 02 timing, as
required for the two-phase interlacing.
The principal contribution to operating power is the current
drain from the positive do supply, (VDD to VSS), and at 10
MHz this amounts to almost 300 mW at a +12 V supply, about
18 gW per bit. Half of this power is dissipated in the output
buffers and sense amplifiers, for high speed sensing and to pro-
vide TTL compatible outputs. The other half of the power is
dissipated equally among 1) the data input buffers with local
clock inverters, 2) the CS inverters for 1/0 control, and 3)
the on-chip clock generation circuits. It is evident That a fair
proportion of the power is dissipated to achieve TTL com-
patibility. Notice that only a fraction (1/6) of the total
power is needed to generate all the necessary waveforms to
drive the CSPS arrays.
A smaller contribution of 60 mW is dissipated in the external
clock drivers, resulting in a total operating power of approxi-
mately 22 uW per bit at 10 MHz. By monitoring the transient
current drain for the do power supply, it was verified that the
major current drain occurs during 0 1 - 02 clock overlap, and
overall drain is therefore reduced greatly by reducing the over-
lap to between 10 and 20 ns, which is readily achieved using
ordinary circuit techniques. At low frequencies the overall
drain is reduced, since the clock overlaps occupy a smaller
fraction of the total cycle, and the remaining power drain is
largely caused by the eight sense amplifiers.
VII. CONCLUSIONS
This work has demonstrated the practical realization of a
16 384-bit CCD memory on a silicon chip which is small
enough for high yield, low cost manufacturing by present-day
techniques, and suitable for applications requiring low overall
system cost per bit of storage. The result was made possic-le
by the introduction of a condensed serial-parallel-serial organi-
zation as a way to achieve optimum packing density, taking
into account the practical problems of peripheral pitch limita-
tions, and the need to generate the clock waveforms on-chip
by circuit y of small total area. Although many improvements
of detail can still be made to the design, to reduce chip size and
power drain still further, the device as described should be a
suitable candidate for filling the "access gap" in memory tech.
nologies. In addition, extension of the CSPS concept to
memory chips of at least 64 kbits can be readily predicted,
making use of new developments in processing technology
which are already being applied to the development of other
MOS and CCD structures.
ACKNOWLEDGMENT
The authors wish to thank D. R. Colton and C. R. Robinson
for important contributions to the CSPS concept, and J. 3.
White for consultation regarding process tolerances and yields.
REFERENCES
[11 S. D. Rosenbaum and J. T. Caves, "8192-bit block addressable
CLD memory," IEEE J. Solid-State Circuits, vol. SC-10, pp. 273-
280, Oct. 1975.
[2] S. C; ;)u, "Design of 16 384 -bit serial charge-coupled memory
device," this issue, pp. 10 -18.
[31 X. C. Gunsagar, M. R. Guidry, and G. F. Amelso, "A CCD line
addressable random-access memory (LARAM)," IEEE J. Solid-
State Circuits, vol. SC-10, pp. 168-272, Oct. 1975.
[41 D. R. Collins, J. B. Barton, D. C. Buss, A. R. Kmetz, and J. E.
Schroeder, "CCD memory options," in 1973 Tech. Dig. Papers,
Inc. Solid-State Circuits Conf., Feb. 1973. pp. 136-137.
151 K. U- Stein, A- Sililing, and E- Doering, "Storage array and sense
refresh circuit for single-transistor memory cells," IEEE J. Solid-
State Circuits, vol. SC-7, pp, 336-340, Oct. 1972.
[61 J. I- White, "Silicon gate device structures with two or more gate
levels," Canadian Patent 941 072, Jan. 1974; U.S. Patent 3 897 282,
1975.
Stanley D. Rosenbaum was born in London,
England. He received the degree ire physics
from London University, London, England, in
1952 and graduated from the University of
Ottawa, Ottawa, Ont., Canada, in 1972.
He has experience in the design of electronic
test equipment and has conducted research on
`	 semiconducting elements. compounds, and al-
loys. Since 1958 he has been actively involved
in the development of many kinds or semi-
conductor devices, including bipola.- transis-
tors and diodes, microwave varactor diodes, JFET's, MJS devices, and
6igital bipolar integrated circuits. Since 1972 he has worked on the de-
velopment of charge-coupled devices (CCD's), and is presently ~tanager
of a design scam with Beil- .Northern Research, Ottawa, Ow., Canada,
engaged in the development of CCD memories and signal processing
devices.
ate-vart C. Poon was barn in Hong Kos ;3 on
Oc•.ober 26, 1946. He received the B.S. de-
gree from San Diego State University, '%n
Diego, CA, and the M.S. degree from th,-. Uni-
versity of California, Berkeley, both in electri-
cal engineering, in 1969 and 1970, respectively.
He joined Intel Corporation as a Design
Engineer in 1972. From 1973 to 1975 he was
with Microsystem International Ltd. Currently
he is a member of the Scientific Staff with
Bell-Northern Research, Ottawa, Ont., Canada.
d with MOS and CCD circuit designs.
_ r	 1;_. .•r.
At
He has been involve
Robert W. Wallace was bom in Calgary, Alta.,
Canada, on November 7, 1953. He graduated
from the Southern Alberta Institute of Tech-
nology, Calgary, Alta., Canada, with an honors
diploma.
He joined Bell-Northern Research, Ottawa,
Ont., Canada, in 1973 where he was involved
in the optoelectronics program. Since 1974
he has been involved in the CCD development
program, concentrating mainly on testing de-
velopment, digital applications, and systems.
G_8	 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. SC-1 I. NO. 1, FEBRUARY 1976
Chong Hon Chan (S'75) was born in Kuala
_ 4M3 Lumpur, Malaysia, on August 4, 1944. 	 He
received	 the	 B.S. degree from	 the National
Taiwan University, Tai_.ei, and the NI -A.Sc. de-
^' gree from the University of Waterloo, Waterloo,
Ont., Canada,	 both in	 electrical engineering,
in 1967 .,	 d 1969, respectively.
He was a Research and Teaching Assistant in
the	 Department	 of	 Electrical	 Engineering,
rrs	 r.r•r, University	 of Waterloo, between	 1967	 and
1973.	 In 1973 he joined Bell-Northern Re-
search, Ottawa, Ont., Canada as a member of the Scientific Staff, work-
ing in the Silicon Technology Laboratory. 	 He is presently engaged in
MOS and charge-coupled devices circuit designs, and is working towards
the Ph . D. degree at the University of Waterloo.
J. Terry Caves was born in Ottawa, Ont-,
Canada, in 1947. Me graduated from Algon-
quin School of ApphM Arts and Technology,
	
•^, new,`	 Ottawa, Ont., Canada.
y_` t	 He joined Bell-Northern Research, Ottawa,
Y r Ont-, Canada, in 1969 where he was involved
in the development of a p -n-p-n air isolated
integrated crosspoint switch, which was intended
for wide -band telephone system applications
and aroused widespread interest. Since 1971
he has been involved in Bell-Northern's CCD
development program, concentrating mainly on digital applications
and MOS support circuitry.
A P P E N D I X H
Preliminary Specifications of the CC16M1
Recirculating Serial Memory
PRELIMINARY SPECIFICATION	 H-1
N-CHANNEL' CCD 16K BIT (4096 x 4)
RECIRCULATING SERIAL MEMORY CC16M1
FEATURES
- h-Charnel 2-Level Silicon Gate Fabrication
- Organized for Mass Memory (Silicon Disk) Appli.cat_ons
- TTL Compatible Inputs/Outputs
±5V, +12V Power Supplies
Low Power Dissipation, <20pW/bit at Max. Data Rate
Two Overlapping Clocks at Half Data Rate
Clock Capacitances 60pF
- All Other Clocks Generated on-Chip.
Data Rate from 1 to 10 Megabits/sec.
- Tri-state Outputs
Separate CHIP SELECT and WRITE ENABLE Inputs
- Configuration - Quad 4096 Bit
l TOr nTnMT^XT
The CC16M1 is a 16K bit CCD memory, organized as four shift registers of 4096
bits each with separate inputs and tri-state outputs. Each input data stream
is split into two serial-parallel-serial memory arrays of 2048 bits each,
providing high-density storage. Data access is controlled by CHIP SELECT
(CS) and WRITE ENABLE (WE) inputs. When CS is high, the outputs are held
in the off (high impedance) state*. Output data from all four shift registers
become available at the output terminals whenever CS is held low. Writing
into all four shift registers occurs whenever both CS and WE are turned low;
for all other conditions of CS and WE, data in all four shift registers
recirculates automatically. The input or output data terminals or WE
terminals of different packages may be OR-tied together.
The CC16M1 generates several internal clocks, to operate the memory arrays.
Following any interruption of power supplies or clocks, a minimum of 43
clock cycles should be allowed to elapse before any data is written into
the device.
* Except during 0 1 - 02 overlap, when DATA OUTPUT = DATA INPUT
REV. - :MARCH, 1976
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H-2
N-CHANNEL CCD 16K BIT (4096 x 4)
RECIRCULATING SERIAL MEMORY CC16M1
CC16M1
, PIN CONFIGURATIONS OF CC16M1
PIN NAMES
DI1 , DI 2$ DI 31 DI  DATA INPUTS
DO 
11 DO 2$ DO 3 2DO DATA OUTPUTS
0 1 , 02 CCD CLOCK INPUTS
CS
WE
CHIP SELECT INPUT
WRITE ENABLE INPUT
VDD' VBB' VCC' GND POWER SUPPLIES
j
ABSOLUTE MAXIMUM RATINGS 	 I
Temperature Under Bias - - - - - - - -	 00C to + 700C
Storage Temperature - - - - - - - - - -650C to + 1500C
Voltages on Any or All Terminals
with Respect to VBB	 - - - -0.3V to + 25V
Power Dissipation - - - - - - - - - - 	 1.OW
stresses above the Absolute Maximum Ratings may cause
permanent damage to the device.
VDD
DI 
01•
DOl
DO 
Ts-
DI 2
GND
VCC
DI 
WE
DO 
DO 
02
DI 
VBB
IBB
100 IAA
Average VBB Supply
Current VBB = -5V, VDD = +12V
PRELIMINARY SPECIFICATIONS	 H-3
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N-CHANNEL CCD 16K BIT (4096 x 4)
RECIRCULATING SERIAL MEMORY CC16M1
D.C. OPERATING CHARACTERISTICS
Tambient 00  to + 70 0C, Vcc= +5V + 5% 'SS = OV
r
=--0L--j PARAMETERS MIN.	 TYP.1 MAX. UNI TEST CONDITIONS
VDD	 , Power Supply	 (DC)	 11	 12 13 V see operating
VBB
Power Supply	 (DC)	 -6	 -5 -4 V
range chart
VOH	
1
01, 02 Input
High Voltage	 VDD -2	 DD 1'J VDD `1 V
VOL o1'	 02 Input
Low Voltage	 -0.3	 0.2 0.8 V
VIH Data Input High Voltage
	 j	 3.0	 3.5 VbD + 2 V
VIL Data Input Low Voltage
	
I	
-0.3	 0.2 0.8 V
VSH CS High Voltage	 I	 3.0	 3.5	 IVDD + 2 V
VSL CS Low Voltage	 -0.3	 0.2 0.8 V
VWH
;E High Voltage	 VDD -2	 VDD VDD + 2 V
VWL
WE Low Voltage
	
-0.3
	
10.2 0.8 V
VOH
i
Data Output High Voltage	 2.4 VCC V C5 Low, One LS
VOL
Data Output Low Voltage	 0	 0.2. 0.8 V
TTL	 oper
Ou tpu t
IDD1 Standby VDD Supply
CS Higc^,10 M1Iz22
16 mA CS High, 1 MHz
DD2 Average VDD Supply I
Current 27 mA CS Low,	 10 riliz
ICC Average VCC Supply
Current 2.8 mA CS Low, One LS TTL
Load per Output at
10 Miz
IFICAIIONS
	
H-4
N-CHANNEL CCD 16K BIT (4096 x 4)
RECIRCULATING SERIAL MEMORY CC16M1
SYMBOL PARAMETERS
LIMITS
UNIT TEST CONDITIONSMIN. TYP. MAX.
IOH
01, 02 High Current 1.25 mA
10L 01, 02 Low Current 50 pA
IIH
Data Input High Current 10 pA
I IL Data Input Low Current 10 IsA
I SH CS High Current 10 PA
ISL CS Low Current 2 5 mA VOH = VDD z 12V
IWH WE High Current 10 pA
IWD WE Low Current 10 uA
IOH
Output High Current 10. uA VOH = VCC , CS Low
IOL Output Low Current 0.4
1 mA
VOL = 0.4V, CS Low
I
Maximum Current Sink occurs during t o , the Overlap time between 01 and 0z•
l
1
1
4
016
t
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H-5
N-CHANNEL CCD 16K BIT (4096 x 4)
RECIRCULATING SERIAL MEMORY CC16M1
A.C. CHARACTERISTICS
TA = +250C,	 VCC = +5V+5%,	 VBB =	 -5V+5%,	 VDD = +12V+5%,	 VSS = CV
LIMIT S
MIN. TYP. MAX.SYMBOL	 I PARAMETERS UNIT
t 
(01 ,02 ) High Time 120 1000 -.sK
t 
Clock (01 ,02 ) Low Time 60 940 ns
t 
Clocks Overlap Time 20 100 ns
i
Clock High to Low Transition Time 10 20 100 nstHL
tLH Clock Low to High Transition Time 10 20 100 ns
t 
Cycle Time 200 2000 ns
tsi Input Setup Time 30 ns
thi Input Hold Time 0 15 ns
tss CS, WE Setup Time 15 ns
the CS, WE Hold Time 0 5 ns
td Output Delay Time 30 ns
to Output Valid Time 30 ns
CAPACITANCES-
TA = 25 0C, VCC = +5V ± 5%, VBB = -5 ± 5%, VDD = +1 9-V ± 5%, VSS = OV
NOMINAL
SYMBOL	 PARAMETER	 LIMIT	 UNIT	 CONDITIONS
6 pF CS Low, WE Low
4 pF All other Condition
8 pF CS Low
3 pF CS High
60 pF
8 pF
8 pF
6
i
pF
J
CIN1
	 Input Capacitance
C1N2
	 Input Capacitance
COUT1
	 Output Capacitance
COUT2
	 Output Capacitance
C0	 Clock (0 1 , 0 2 ) Capacitance
C012
	 0 1 to 0 2 Capacitance
Cs	 CS Capacitance
C 
	 WE Capacitance
C	
11
---.L—
H-6
PRELIMI14ARY SPECIFICATIONS
. N-CHANNEL CCD 16K BIT (4096 x 4)
RECIVULATING SERIAL MEMORY CC16M1
OPERATING WAVEFORMS
I
Y	
2
DATA
INPUT
i	 CS, WE	 E
f
t- is
	
thef	 i
z'
DATA	 OUTP	 ' r ! f 1	 OUTPUT 1 ' !	 t ,'	 OUTPUT	 r ! i
OUT	 VALID 1 ^!^ i t it I VALID I ' J	 :VALID	 1	 I!
^ td I^< t —v
i
r
i
